URL
https://opencores.org/ocsvn/can/can/trunk
[/] [can/] [trunk/] [sim/] [rtl_sim/] [run/] [run_sim.scr] - Diff between revs 2 and 48
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 48 |
| Line 31... |
Line 31... |
|
|
foreach filename ( `cat ../bin/rtl_file_list` )
|
foreach filename ( `cat ../bin/rtl_file_list` )
|
echo "../../../rtl/verilog/"$filename >> ncvlog.args
|
echo "../../../rtl/verilog/"$filename >> ncvlog.args
|
end
|
end
|
|
|
|
foreach filename ( `cat ../bin/memory_file_list` )
|
|
echo "../../../bench/verilog/"$filename >> ncvlog.args
|
|
end
|
|
|
foreach filename ( `cat ../bin/sim_file_list` )
|
foreach filename ( `cat ../bin/sim_file_list` )
|
echo "../../../bench/verilog/"$filename >> ncvlog.args
|
echo "../../../bench/verilog/"$filename >> ncvlog.args
|
end
|
end
|
|
|
ncvlog -f ncvlog.args
|
ncvlog -f ncvlog.args
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
