OpenCores
URL https://opencores.org/ocsvn/cic_core_2/cic_core_2/trunk

Subversion Repositories cic_core_2

[/] [cic_core_2/] [trunk/] [rtl/] [verilog/] [cic_d.sv] - Diff between revs 5 and 6

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 5 Rev 6
Line 17... Line 17... 
        input                                                           inp_samp_str,
 
        input                                                           inp_samp_str,
 
        output  wire    signed [OUT_DW-1:0]     out_samp_data,
 
        output  wire    signed [OUT_DW-1:0]     out_samp_data,
 
        output                                                          out_samp_str
 
        output                                                          out_samp_str
 
);
 
);
 
/*********************************************************************************************/
 
/*********************************************************************************************/
 
`include "../src/cic_functions.vh"
 
`include "cic_functions.vh"
 
/*********************************************************************************************/
 
/*********************************************************************************************/
 
localparam      B_max = clog2_l((CIC_R * CIC_M) ** CIC_N) + INP_DW - 1;
 
localparam      B_max = clog2_l((CIC_R * CIC_M) ** CIC_N) + INP_DW - 1;
 
/*********************************************************************************************/
 
/*********************************************************************************************/
 
 
 
 
 
genvar  i;
 
genvar  i;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.