OpenCores
URL https://opencores.org/ocsvn/connect-6/connect-6/trunk

Subversion Repositories connect-6

[/] [connect-6/] [trunk/] [BUILD_SCC/] [scc_scripts/] [run_imp_connect.tcl] - Diff between revs 7 and 8

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 7 Rev 8
Line 26... Line 26...
set_implementation_params -init_data_registers yes
set_implementation_params -init_data_registers yes
set_implementation_params -outstream_forward_path_external_delay 0%
set_implementation_params -outstream_forward_path_external_delay 0%
set_implementation_params -build_tcab yes
set_implementation_params -build_tcab yes
set_implementation_params -reset_data_registers yes
set_implementation_params -reset_data_registers yes
set_implementation_params -instream_return_path_external_delay 0%
set_implementation_params -instream_return_path_external_delay 0%
set_implementation_params -clock_freq 100
set_implementation_params -clock_freq 50
set_implementation_params -allow_latency_violation no
set_implementation_params -allow_latency_violation no
set_implementation_params -tcab_deployment conditional_outputs:yes
set_implementation_params -tcab_deployment conditional_outputs:yes
#setvar preprocess_auxopts "-Xmax_loops_for_jamming=15"
#setvar preprocess_auxopts "-Xmax_loops_for_jamming=15"
#set_implementation_params -user_supplied_fpga_memory_read_write_ports separate
#set_implementation_params -user_supplied_fpga_memory_read_write_ports separate
#set_implementation_params -internal_blockram_memory_read_write_ports separate
#set_implementation_params -internal_blockram_memory_read_write_ports separate

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.