URL
https://opencores.org/ocsvn/core1990_interlaken/core1990_interlaken/trunk
Show entire file |
Details |
Blame |
View Log
Rev 5 |
Rev 8 |
Line 18... |
Line 18... |
Version & Date & Changes \\
|
Version & Date & Changes \\
|
1.0 & 16 Mar. 2018 & Finished first concept\\
|
1.0 & 16 Mar. 2018 & Finished first concept\\
|
1.1 & 27 Mar. 2018 & Changed lay-out, added clearer explanation of protocols removed code appendix and included the OSI model\\
|
1.1 & 27 Mar. 2018 & Changed lay-out, added clearer explanation of protocols removed code appendix and included the OSI model\\
|
1.2 & 10 Apr. 2018 & Added a section dedicated to Interlaken, completely rewritten the hardware implementation and added a list of Figures/Tables\\
|
1.2 & 10 Apr. 2018 & Added a section dedicated to Interlaken, completely rewritten the hardware implementation and added a list of Figures/Tables\\
|
1.3 & 23 Apr. 2018 & Added microsemi LiteFast, improved referencing \\
|
1.3 & 23 Apr. 2018 & Added microsemi LiteFast, improved referencing \\
|
1.4 & 29 May. 2018 & Corrected grammar/spelling mistakes, added appendix of obtaining and configuring Core1990
|
1.4 & 29 May. 2018 & Corrected grammar/spelling mistakes, added appendix of obtaining and configuring Core1990 \\
|
|
1.5 & 29 June. 2018 & Expanded Core1990 appendix and added test results. Improved the implementation description
|
\end{tabu}
|
\end{tabu}
|
\end{table}
|
\end{table}
|
|
|
\newpage
|
\newpage
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.