OpenCores

URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [branches/] [samiam95124/] [project/] [cpu8080_tbw.tbw] - Diff between revs 11 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11	Rev 18
Line 34...	Line 34...
`clock`	`clock`
`inta`	`inta`
`clock`	`clock`
`intr`	`intr`
`clock`	`clock`
	`ps2_clk`
	`clock`
	`ps2_data`
	`clock`
`r`	`r`
`clock`	`clock`
`readio`	`readio`
`clock`	`clock`
`readmem`	`readmem`
Line 75...	Line 79...
`MEASURE_LIST_END`	`MEASURE_LIST_END`
`SIGNAL_ORDER_BEGIN`	`SIGNAL_ORDER_BEGIN`
`clock`	`clock`
`reset_n`	`reset_n`
`waitr`	`waitr`
`hsync_n`
`inta`	`inta`
`intr`	`intr`
`readio`	`readio`
`readmem`	`readmem`
`vsync_n`
`writeio`	`writeio`
`writemem`	`writemem`
`addr`	`addr`
	`data`
`b`	`b`
`g`	`g`
`r`	`r`
`data`	`hsync_n`
	`vsync_n`
	`ps2_clk`
	`ps2_data`
`SIGNAL_ORDER_END`	`SIGNAL_ORDER_END`
`-X-X-X-`	`-X-X-X-`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.