OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [tags/] [update/] [project/] [isim.log] - Diff between revs 28 and 30

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 28 Rev 30
Line 1... Line 1...
 command line:
 command line:
   ./cpu8080_tbw_isim_beh.exe
   ./cpu8080_tbw_isim_beh.exe
     -intstyle  ise
     -intstyle  ise
     -ipchost  localhost
     -ipchost  localhost
     -ipcport  1244
     -ipcport  1179
 
 
Sat Nov 18 17:05:07 2006
Sat Nov 18 23:42:47 2006
 
 
Total Line Count = 5852
Total Line Count = 5816
 
 
 Elaboration time 0.015625 sec.
 Elaboration time 0.015625 sec.
 
 
 Estimate current memory usage 36.737 Meg.
 Estimate current memory usage 36.7329 Meg.
 
 
 Total signals 323
 Total signals 323
 Total nets 542
 Total nets 542
 Total signal drivers 184
 Total signal drivers 184
 Total blocks 40
 Total blocks 40
Line 44... Line 44...
ntrace select -o on -n /cpu8080_tbw/UUT/cpu/alucin
ntrace select -o on -n /cpu8080_tbw/UUT/cpu/alucin
ntrace select -o on -n /cpu8080_tbw/UUT/cpu/alusel
ntrace select -o on -n /cpu8080_tbw/UUT/cpu/alusel
ntrace select -o on -n /cpu8080_tbw/UUT/cpu/regfil
ntrace select -o on -n /cpu8080_tbw/UUT/cpu/regfil
WARNING:Simulator:131 - Request to trace variable regfil was ignored. Tracing of
WARNING:Simulator:131 - Request to trace variable regfil was ignored. Tracing of
   array of vector type is not supported.
   array of vector type is not supported.
 
ntrace select -o on -n /cpu8080_tbw/UUT/cpu/auxcar
ntrace start
ntrace start
run all
run all
Simulator is doing circuit initialization process.
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Finished circuit initialization process.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.