OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [test.asm] - Diff between revs 11 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 18
Line 44... Line 44...
!
!
! Mits Serial I/O card
! Mits Serial I/O card
!
!
siobas: equ     $20
siobas: equ     $20
sioctl: equ     siobas+$00      ! control register
sioctl: equ     siobas+$00      ! control register
siodat: equ     siobas+$01      ! status
siodat: equ     siobas+$01      ! data
 
 
!
!
! Set up selectors
! Set up selectors
!
!
 
 
Line 91... Line 91...
        jz      endstr          ! yes, skip
        jz      endstr          ! yes, skip
        call    wrtout          ! output character
        call    wrtout          ! output character
        jmp     loop            ! loop next character
        jmp     loop            ! loop next character
endstr:
endstr:
!
!
! halt
! Copy characters from input to output
!
!
        hlt
echo:
 
        in      sioctl          ! check character waiting
 
        ani     $20
 
        jz      echo            ! no, wait
 
        in      siodat          ! yes, get character
 
        call    wrtout          ! output
 
        jmp     echo            ! loop forever
 
 
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!
!
! Serial output routine
! Serial output routine
!
!

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.