OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [xst/] [work/] [hdllib.ref] - Diff between revs 18 and 20

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 18 Rev 20
Line 1... Line 1...
MO scnromu NULL vgachr.v vlg2F/scnromu.bin 1163234702
MO scnromu NULL vgachr.v vlg2F/scnromu.bin 1163609201
MO scnrom NULL vgachr.v vlg72/scnrom.bin 1163234702
MO scnrom NULL vgachr.v vlg72/scnrom.bin 1163609201
PH ps2_kbd_pckg NULL C:/Xilinx/ISEexamples/cpu8080/ps2_kbd.vhd sub00/vhpl07 1163234704
PH ps2_kbd_pckg NULL C:/Xilinx/ISEexamples/cpu8080/ps2_kbd.vhd sub00/vhpl07 1163609202
PH vga_pckg NULL C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl02 1163234707
PH vga_pckg NULL C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl02 1163609205
PB common common C:/Xilinx/ISEexamples/cpu8080/common.vhd sub00/vhpl01 1163234703
PB common common C:/Xilinx/ISEexamples/cpu8080/common.vhd sub00/vhpl01 1163609201
MO rom NULL testbench.v vlg3A/rom.bin 1163234702
MO rom NULL testbench.v vlg3A/rom.bin 1163609201
MO selectone NULL testbench.v vlg42/selectone.bin 1163234702
MO selectone NULL testbench.v vlg42/selectone.bin 1163609201
MO select NULL testbench.v vlg60/select.bin 1163234702
MO select NULL testbench.v vlg60/select.bin 1163609201
MO cpu8080 NULL cpu8080.v vlg20/cpu8080.bin 1163234702
MO cpu8080 NULL cpu8080.v vlg20/cpu8080.bin 1163609201
EN vga NULL C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl03 1163234708
EN vga NULL C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl03 1163609206
MO testbench NULL testbench.v vlg6C/testbench.bin 1163234702
MO testbench NULL testbench.v vlg6C/testbench.bin 1163609201
AR ps2_kbd arch C:/Xilinx/ISEexamples/cpu8080/ps2_kbd.vhd sub00/vhpl09 1163234706
AR ps2_kbd arch C:/Xilinx/ISEexamples/cpu8080/ps2_kbd.vhd sub00/vhpl09 1163609204
AR vga vga_arch C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl04 1163234709
AR vga vga_arch C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl04 1163609207
EN sync NULL C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl05 1163234710
EN sync NULL C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl05 1163609208
PH common NULL C:/Xilinx/ISEexamples/cpu8080/common.vhd sub00/vhpl00 1163234702
PH common NULL C:/Xilinx/ISEexamples/cpu8080/common.vhd sub00/vhpl00 1163609200
MO intcontrol NULL testbench.v vlg60/intcontrol.bin 1163234702
MO intcontrol NULL testbench.v vlg60/intcontrol.bin 1163609201
EN ps2_kbd NULL C:/Xilinx/ISEexamples/cpu8080/ps2_kbd.vhd sub00/vhpl08 1163234705
EN ps2_kbd NULL C:/Xilinx/ISEexamples/cpu8080/ps2_kbd.vhd sub00/vhpl08 1163609203
MO chrrom NULL vgachr.v vlg4B/chrrom.bin 1163234702
MO chrrom NULL vgachr.v vlg4B/chrrom.bin 1163609201
MO ram NULL testbench.v vlg74/ram.bin 1163234702
MO ram NULL testbench.v vlg74/ram.bin 1163609201
MO chrmemmap NULL vgachr.v vlg26/chrmemmap.bin 1163234702
MO chrmemmap NULL vgachr.v vlg26/chrmemmap.bin 1163609201
AR sync sync_arch C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl06 1163234711
AR sync sync_arch C:/Xilinx/ISEexamples/cpu8080/vga.vhd sub00/vhpl06 1163609209
MO terminal NULL vgachr.v vlg7C/terminal.bin 1163234702
MO terminal NULL vgachr.v vlg7C/terminal.bin 1163609201
MO alu NULL cpu8080.v vlg0A/alu.bin 1163234702
MO alu NULL cpu8080.v vlg0A/alu.bin 1163609201
MO alu NULL cpu8080.v vlg0A/alu.bin 1163609201
MO alu NULL cpu8080.v vlg0A/alu.bin 1163609201

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.