URL
https://opencores.org/ocsvn/csa/csa/trunk
[/] [csa/] [trunk/] [bench/] [key_schedule_tb.v] - Diff between revs 24 and 48
Show entire file |
Details |
Blame |
View Log
| Rev 24 |
Rev 48 |
| Line 5... |
Line 5... |
reg [8*8-1:0] ck;
|
reg [8*8-1:0] ck;
|
reg clk;
|
reg clk;
|
reg rst;
|
reg rst;
|
reg start;
|
reg start;
|
wire [56*8-1:0] kk;
|
wire [56*8-1:0] kk;
|
|
wire done;
|
|
wire busy;
|
|
|
initial
|
initial
|
begin
|
begin
|
clk<=1'h0;
|
clk<=1'h0;
|
forever #5 clk=~clk;
|
forever #5 clk=~clk;
|
| Line 25... |
Line 27... |
end
|
end
|
|
|
initial
|
initial
|
begin
|
begin
|
|
|
`ifdef ____DEBUG
|
|
// read CK
|
// read CK
|
$read_data(
|
$read_data(
|
"../test_dat/key_schedule.in"
|
"../test_dat/key_schedule.in"
|
,ck
|
,ck
|
);
|
);
|
`endif
|
|
start=1'h0;
|
start=1'h0;
|
ck=64'haf361916fd4b4b77;
|
|
|
|
repeat (4) @(posedge clk);
|
repeat (4) @(posedge clk);
|
start=1'h1;
|
start=1'h1;
|
@(posedge clk);
|
@(posedge clk);
|
start=1'h0;
|
start=1'h0;
|
repeat (200) @(posedge clk);
|
repeat (20) @(posedge clk);
|
|
|
$display("ck=%h",ck);
|
$display("ck=%h",ck);
|
$display("kk=%h",kk);
|
$display("kk=%h",kk);
|
|
|
// output kk
|
// output kk
|
|
|
//$write_data(
|
$write_data(
|
// "../test_dat/key_schedule.out.v"
|
"../test_dat/key_schedule.out.v"
|
// ,"a"
|
,kk
|
// ,kk
|
);
|
// );
|
$stop;
|
$finish;
|
|
end
|
end
|
|
|
key_schedule ks(
|
key_schedule key_schedule(
|
.clk (clk)
|
.clk (clk)
|
,.rst (rst)
|
,.rst (rst)
|
,.start (start)
|
,.start (start)
|
,.i_ck (ck)
|
,.ck (ck)
|
,.busy ()
|
,.busy (busy)
|
,.done ()
|
,.done (done)
|
,.o_kk (kk)
|
,.kk (kk)
|
);
|
);
|
endmodule
|
endmodule
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.