OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] [trunk/] [bench/] [makefile] - Diff between revs 22 and 23

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 22 Rev 23
Line 1... Line 1...
 
 
PROJ_NAME ?= decrypt
PROJ_NAME ?= key_schedule
DEBUG     ?= y
DEBUG     ?= y
 
 
MODELSIM_DIR=/opt/modeltech
MODELSIM_DIR=/opt/modeltech
 
 
ifeq ($(DEBUG),y)
ifeq ($(DEBUG),y)
Line 53... Line 53...
                        ../rtl/sbox6.v               \
                        ../rtl/sbox6.v               \
                        ../rtl/sbox7.v               \
                        ../rtl/sbox7.v               \
                        ../rtl/sboxes.v              \
                        ../rtl/sboxes.v              \
                        ../rtl/stream_iteration.v    \
                        ../rtl/stream_iteration.v    \
                        ../rtl/stream_byte.v         \
                        ../rtl/stream_byte.v         \
                        ../rtl/stream_8bytes.v
                        ../rtl/stream_8bytes.v       \
 
                        ../rtl/single_block_decryper.v  \
 
                        ../rtl/block_sbox.v  \
 
                        ../rtl/block_decypher.v
 
 
stream_cypher.vvp:stream_cypher_tb.v                 \
stream_cypher.vvp:stream_cypher_tb.v                 \
                        ../rtl/stream_cypher.v       \
                        ../rtl/stream_cypher.v       \
                        ../rtl/sbox1.v               \
                        ../rtl/sbox1.v               \
                        ../rtl/sbox2.v               \
                        ../rtl/sbox2.v               \
Line 68... Line 71...
                        ../rtl/sbox7.v               \
                        ../rtl/sbox7.v               \
                        ../rtl/sboxes.v              \
                        ../rtl/sboxes.v              \
                        ../rtl/stream_iteration.v    \
                        ../rtl/stream_iteration.v    \
                        ../rtl/stream_byte.v         \
                        ../rtl/stream_byte.v         \
                        ../rtl/stream_8bytes.v
                        ../rtl/stream_8bytes.v
 
 
 
veriwell_test:
 
        veriwell key_schedule_tb.v ../rtl/key_schedule.v ../rtl/key_perm.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.