OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] [trunk/] [bench/] [makefile] - Diff between revs 29 and 40

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 29 Rev 40
Line 1... Line 1...
 
 
PROJ_NAME ?= key_schedule
PROJ_NAME ?= decrypt
DEBUG     ?= y
DEBUG     ?= y
 
 
#MODELSIM_DIR=/opt/modeltech
MODELSIM_DIR=/opt/modeltech/modeltech
MODELSIM_DIR=/mnt/new_disk/tool/modeltech/modeltech
#MODELSIM_DIR=/mnt/new_disk/tool/modeltech/modeltech
 
 
ifeq ($(DEBUG),y)
ifeq ($(DEBUG),y)
CFLAGS=-DDEBUG
CFLAGS=-DDEBUG
else
else
CFLAGS=
CFLAGS=
endif
endif
 
 
all:csa_pli.vpi $(PROJ_NAME).vvp csa_pli_modelsim
all:csa_pli.vpi $(PROJ_NAME).vvp csa_pli_modelsim
 
 
csa_pli.vpi:csa_pli.c
csa_pli.vpi:csa_pli.c
        iverilog-vpi $(CFLAGS) --name=csa_pli  $^ >/dev/null
        -iverilog-vpi $(CFLAGS) --name=csa_pli  $^ >/dev/null
        rm -fr csa_pli.o
        rm -fr csa_pli.o
 
 
csa_pli_modelsim:csa_pli.sl
csa_pli_modelsim:csa_pli.sl
 
 
%.sl:%.o
%.sl:%.o
Line 26... Line 26...
%.o:%.c
%.o:%.c
        gcc -c -g -I$(MODELSIM_DIR)/include $^
        gcc -c -g -I$(MODELSIM_DIR)/include $^
 
 
 
 
%.vvp:%_tb.v ../rtl/%.v
%.vvp:%_tb.v ../rtl/%.v
        iverilog $(CFLAGS) -tvvp -o$@ $^
        -iverilog $(CFLAGS) -tvvp -o$@ $^
 
 
test:csa_pli.vpi $(PROJ_NAME).vvp
test:csa_pli.vpi $(PROJ_NAME).vvp
        vvp -M. -mcsa_pli $(PROJ_NAME).vvp
        vvp -M. -mcsa_pli $(PROJ_NAME).vvp
 
 
clean:
clean:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.