URL
https://opencores.org/ocsvn/csa/csa/trunk
[/] [csa/] [trunk/] [sw_sim/] [misc.h] - Diff between revs 40 and 52
Show entire file |
Details |
Blame |
View Log
| Rev 40 |
Rev 52 |
| Line 1... |
Line 1... |
|
|
#if 0
|
|
#define READ_DATA(a,n) \
|
|
do{ \
|
|
int i; \
|
|
int c; \
|
|
memset(a ,0,sizeof a); \
|
|
for (i=n-1 ;i>=0;i--) \
|
|
{ \
|
|
c=getchar(); \
|
|
if(c=='1') \
|
|
{ \
|
|
a [i/8]|=(1<<(i%8));\
|
|
} \
|
|
} \
|
|
}while(0)
|
|
#else
|
|
#define READ_DATA(a,n) \
|
#define READ_DATA(a,n) \
|
do{ \
|
do{ \
|
memset(a ,0,sizeof a); \
|
memset(a ,0,sizeof a); \
|
fread(a,1,n,stdin); \
|
fread(a,1,n,stdin); \
|
}while(0)
|
}while(0)
|
#endif
|
|
|
|
#define WRITE_DATA(a,n) \
|
#define WRITE_DATA(a,n) \
|
do { \
|
fwrite(a,1,n,stdout)
|
fwrite(a,1,n,stdout); \
|
|
}while(0)
|
#define DEBUG_OUTPUT(fmt,args... ) \
|
|
fprintf(stderr,"%d:" fmt "\n",__LINE__,##args)
|
|
|
#define DEBUG_OUTPUT_ARR( a , n ) \
|
#define DEBUG_OUTPUT_ARR( a , n ) \
|
do{ \
|
do \
|
|
{ \
|
int i; \
|
int i; \
|
fprintf(stderr,"%s:\n",#a); \
|
fprintf(stderr,"%d:%s:\n",__LINE__,#a); \
|
for(i=n-1;i>=0;i--) \
|
for(i=n-1;i>=0;i--) \
|
{ \
|
{ \
|
fprintf(stderr,"%02x ",(a)[i]);\
|
fprintf(stderr,"%02x ",(a)[i]);\
|
} \
|
} \
|
fprintf(stderr,"\n"); \
|
fprintf(stderr,"\n"); \
|
}while(0)
|
}while(0)
|
|
|
#define DEBUG_OUTPUT_VAL( a ) \
|
#define DEBUG_OUTPUT_VAL( a ) \
|
do{ \
|
DEBUG_OUTPUT(#a"=%02x",a )
|
fprintf(stderr," %s=%x ",#a,a); \
|
|
fprintf(stderr,"\n"); \
|
|
}while(0)
|
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.