URL
https://opencores.org/ocsvn/darkriscv/darkriscv/trunk
[/] [darkriscv/] [trunk/] [src/] [darksocv.ld] - Diff between revs 2 and 4
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 4 |
Line 1... |
Line 1... |
MEMORY
|
MEMORY
|
{
|
{
|
IO (rw!x) : ORIGIN = 0x80000000, LENGTH = 0x10
|
IO (rw!x) : ORIGIN = 0x80000000, LENGTH = 0x10
|
ROM (x!rw) : ORIGIN = 0x00000000, LENGTH = 0x1000
|
MEM (rwx) : ORIGIN = 0x00000000, LENGTH = 0x2000
|
RAM (rw!x) : ORIGIN = 0x00001000, LENGTH = 0x1000
|
|
}
|
}
|
SECTIONS
|
SECTIONS
|
{
|
{
|
.io :
|
|
{
|
|
io.o(COMMON)
|
|
} > IO
|
|
.text :
|
.text :
|
{
|
{
|
boot.o(.text)
|
*(.boot)
|
*(.text)
|
*(.text)
|
} > ROM
|
} > MEM
|
.data :
|
.data :
|
{
|
{
|
*(.sbss)
|
|
*(.rodata*)
|
*(.rodata*)
|
*(.data)
|
*(.data)
|
|
_global = . + 0x800;
|
|
*(.sbss)
|
*(.bss)
|
*(.bss)
|
*(.rela*)
|
_heap = .;
|
*(COMMON)
|
} > MEM
|
} > RAM
|
PROVIDE ( _stack = ORIGIN(MEM) + LENGTH(MEM) );
|
|
.io : { io.o(COMMON) } > IO
|
}
|
}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.