OpenCores
URL https://opencores.org/ocsvn/darkriscv/darkriscv/trunk

Subversion Repositories darkriscv

[/] [darkriscv/] [trunk/] [src/] [io.s] - Diff between revs 2 and 4

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 4
Line 3... Line 3...
        .text
        .text
        .align  2
        .align  2
        .globl  board_name
        .globl  board_name
        .type   board_name, @function
        .type   board_name, @function
board_name:
board_name:
        beqz    a0,.L3
        .LA2: auipc     a5,%pcrel_hi(.LC2)
        li      a5,1
        addi    a5,a5,%pcrel_lo(.LA2)
        beq     a0,a5,.L4
        beqz    a0,.L1
        li      a5,2
        .LA3: auipc     a5,%pcrel_hi(.LC3)
        beq     a0,a5,.L5
        li      a4,1
        li      a5,3
        addi    a5,a5,%pcrel_lo(.LA3)
        beq     a0,a5,.L6
        beq     a0,a4,.L1
        li      a5,4
        .LA4: auipc     a5,%pcrel_hi(.LC4)
        beq     a0,a5,.L7
        li      a4,2
        li      a5,5
        addi    a5,a5,%pcrel_lo(.LA4)
        beq     a0,a5,.L8
        beq     a0,a4,.L1
        li      a5,6
        .LA5: auipc     a5,%pcrel_hi(.LC5)
        beq     a0,a5,.L9
        li      a4,3
        li      a5,7
        addi    a5,a5,%pcrel_lo(.LA5)
        beq     a0,a5,.L10
        beq     a0,a4,.L1
        li      a5,8
        .LA6: auipc     a5,%pcrel_hi(.LC6)
        beq     a0,a5,.L11
        li      a4,4
        li      a5,9
        addi    a5,a5,%pcrel_lo(.LA6)
        beq     a0,a5,.L12
        beq     a0,a4,.L1
        lui     a0,%hi(.LC10)
        .LA7: auipc     a5,%pcrel_hi(.LC7)
        addi    a0,a0,%lo(.LC10)
        li      a4,5
        ret
        addi    a5,a5,%pcrel_lo(.LA7)
.L3:
        beq     a0,a4,.L1
        lui     a0,%hi(.LC2)
        .LA8: auipc     a5,%pcrel_hi(.LC8)
        addi    a0,a0,%lo(.LC2)
        li      a4,6
        ret
        addi    a5,a5,%pcrel_lo(.LA8)
.L4:
        beq     a0,a4,.L1
        lui     a0,%hi(.LC3)
        .LA1: auipc     a5,%pcrel_hi(.LC1)
        addi    a0,a0,%lo(.LC3)
        li      a4,7
        ret
        addi    a5,a5,%pcrel_lo(.LA1)
.L5:
        beq     a0,a4,.L1
        lui     a0,%hi(.LC4)
        .LA9: auipc     a5,%pcrel_hi(.LC9)
        addi    a0,a0,%lo(.LC4)
        li      a4,8
        ret
        addi    a5,a5,%pcrel_lo(.LA9)
.L6:
        beq     a0,a4,.L1
        lui     a0,%hi(.LC5)
        .LA0: auipc     a5,%pcrel_hi(.LC0)
        addi    a0,a0,%lo(.LC5)
        li      a4,9
        ret
        addi    a5,a5,%pcrel_lo(.LA0)
.L7:
        beq     a0,a4,.L1
        lui     a0,%hi(.LC6)
        .LA10: auipc    a5,%pcrel_hi(.LC10)
        addi    a0,a0,%lo(.LC6)
        addi    a5,a5,%pcrel_lo(.LA10)
        ret
.L1:
.L8:
        mv      a0,a5
        lui     a0,%hi(.LC7)
 
        addi    a0,a0,%lo(.LC7)
 
        ret
 
.L9:
 
        lui     a0,%hi(.LC8)
 
        addi    a0,a0,%lo(.LC8)
 
        ret
 
.L10:
 
        lui     a0,%hi(.LC1)
 
        addi    a0,a0,%lo(.LC1)
 
        ret
 
.L11:
 
        lui     a0,%hi(.LC9)
 
        addi    a0,a0,%lo(.LC9)
 
        ret
 
.L12:
 
        lui     a0,%hi(.LC0)
 
        addi    a0,a0,%lo(.LC0)
 
        ret
        ret
        .size   board_name, .-board_name
        .size   board_name, .-board_name
        .globl  utimers
        .globl  utimers
        .globl  threads
        .globl  threads
        .comm   io,16,4
        .comm   io,16,4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.