OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_1/] [rtl/] [verilog/] [tap_top.v] - Diff between revs 39 and 40

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 39 Rev 40
Line 43... Line 43...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.4  2002/03/25 13:16:15  mohor
 
// tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
 
// not named correctly.
 
//
// Revision 1.3  2002/03/12 14:30:05  mohor
// Revision 1.3  2002/03/12 14:30:05  mohor
// Few outputs for boundary scan chain added.
// Few outputs for boundary scan chain added.
//
//
// Revision 1.2  2002/03/12 10:31:53  mohor
// Revision 1.2  2002/03/12 10:31:53  mohor
// tap_top and dbg_top modules are put into two separate modules. tap_top
// tap_top and dbg_top modules are put into two separate modules. tap_top
Line 66... Line 70...
`include "dbg_defines.v"
`include "dbg_defines.v"
 
 
// Top module
// Top module
module tap_top(
module tap_top(
                // JTAG pins
                // JTAG pins
                tms_pad_i, tck_pad_i, trst_pad_i, tdi_pad_i, tdo_pad_o, tdo_padoe_o,
                tms_pad_i, tck_pad_i, trst_pad_i, tdi_pad_i, tdo_pad_o, tdo_padoen_o,
 
 
                // TAP states
                // TAP states
                ShiftDR, Exit1DR, UpdateDR, UpdateDR_q, CaptureDR,
                ShiftDR, Exit1DR, UpdateDR, UpdateDR_q, CaptureDR,
 
 
                // Instructions
                // Instructions
Line 90... Line 94...
input   tms_pad_i;                  // JTAG test mode select pad
input   tms_pad_i;                  // JTAG test mode select pad
input   tck_pad_i;                  // JTAG test clock pad
input   tck_pad_i;                  // JTAG test clock pad
input   trst_pad_i;                 // JTAG test reset pad
input   trst_pad_i;                 // JTAG test reset pad
input   tdi_pad_i;                  // JTAG test data input pad
input   tdi_pad_i;                  // JTAG test data input pad
output  tdo_pad_o;                  // JTAG test data output pad
output  tdo_pad_o;                  // JTAG test data output pad
output  tdo_padoe_o;                // Output enable for JTAG test data output pad 
output  tdo_padoen_o;               // Output enable for JTAG test data output pad 
 
 
// TAP states
// TAP states
output  ShiftDR;
output  ShiftDR;
output  Exit1DR;
output  Exit1DR;
output  UpdateDR;
output  UpdateDR;
Line 573... Line 577...
      endcase
      endcase
    end
    end
end
end
 
 
// Tristate control for tdo_pad_o pin
// Tristate control for tdo_pad_o pin
assign tdo_padoe_o = ShiftIR | ShiftDR | Exit1IR | Exit1DR | UpdateDR;
assign tdo_padoen_o = ShiftIR | ShiftDR | Exit1IR | Exit1DR | UpdateDR;
 
 
/**********************************************************************************
/**********************************************************************************
*                                                                                 *
*                                                                                 *
*   End: Multiplexing TDO data                                                    *
*   End: Multiplexing TDO data                                                    *
*                                                                                 *
*                                                                                 *

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.