OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_13/] [sim/] [rtl_sim/] [run/] [run_sim.scr] - Diff between revs 99 and 101

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 99 Rev 101
Line 51... Line 51...
 
 
 
 
# Simulation files
# Simulation files
echo "../../../bench/verilog/timescale.v" >> ncvlog.args
echo "../../../bench/verilog/timescale.v" >> ncvlog.args
echo "../../../bench/verilog/wb_slave_behavioral.v" >> ncvlog.args
echo "../../../bench/verilog/wb_slave_behavioral.v" >> ncvlog.args
 
echo "../../../bench/verilog/cpu_behavioral.v" >> ncvlog.args
echo "../../../bench/verilog/dbg_tb.v" >> ncvlog.args
echo "../../../bench/verilog/dbg_tb.v" >> ncvlog.args
 
 
ncvlog -f ncvlog.args
ncvlog -f ncvlog.args
 
 
echo "-MESSAGES"                             > ncelab.args
echo "-MESSAGES"                             > ncelab.args

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.