OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] [rtl/] [verilog/] [dbg_defines.v] - Diff between revs 27 and 30

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 27 Rev 30
Line 43... Line 43...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.7  2001/12/06 10:08:06  mohor
 
// Warnings from synthesys tools fixed.
 
//
// Revision 1.6  2001/11/28 09:38:30  mohor
// Revision 1.6  2001/11/28 09:38:30  mohor
// Trace disabled by default.
// Trace disabled by default.
//
//
// Revision 1.5  2001/10/15 09:55:47  mohor
// Revision 1.5  2001/10/15 09:55:47  mohor
// Wishbone interface added, few fixes for better performance,
// Wishbone interface added, few fixes for better performance,
Line 89... Line 92...
`define RISC_CLOCK  2.5   // Half period = 5 ns => MCLK = 200 Mhz
`define RISC_CLOCK  2.5   // Half period = 5 ns => MCLK = 200 Mhz
 
 
// Length of the Instruction register
// Length of the Instruction register
`define IR_LENGTH       4
`define IR_LENGTH       4
 
 
// Length of the Data register (must be equal to the longest scan chain)
// Length of the Data register (must be equal to the longest scan chain for shifting the data in)
`define DR_LENGTH       74
`define DR_LENGTH       74
 
 
// Length of the CHAIN ID register
// Length of the CHAIN ID register
`define CHAIN_ID_LENGTH 4
`define CHAIN_ID_LENGTH 4
 
 
Line 119... Line 122...
`define DEBUG_WRITE_SPR          5
`define DEBUG_WRITE_SPR          5
`define DEBUG_READ_INSTR         6
`define DEBUG_READ_INSTR         6
//`define Reserved                 7
//`define Reserved                 7
 
 
// Supported Instructions
// Supported Instructions
`define EXTEST          5'b00000
`define EXTEST          4'b0000
`define SAMPLE_PRELOAD  5'b00001
`define SAMPLE_PRELOAD  4'b0001
`define IDCODE          5'b00010
`define IDCODE          4'b0010
`define CHAIN_SELECT    5'b00011
`define CHAIN_SELECT    4'b0011
`define INTEST          5'b00100
`define INTEST          4'b0100
`define CLAMP           5'b00101
`define CLAMP           4'b0101
`define CLAMPZ          5'b00110
`define CLAMPZ          4'b0110
`define HIGHZ           5'b00111
`define HIGHZ           4'b0111
`define DEBUG           5'b01000
`define DEBUG           4'b1000
`define BYPASS          5'b01111
`define BYPASS          4'b1111
 
 
// Chains
// Chains
`define GLOBAL_BS_CHAIN     4'b0000
`define GLOBAL_BS_CHAIN     4'b0000
`define RISC_DEBUG_CHAIN    4'b0001
`define RISC_DEBUG_CHAIN    4'b0001
`define RISC_TEST_CHAIN     4'b0010
`define RISC_TEST_CHAIN     4'b0010

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.