URL
https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 30 |
Rev 47 |
| Line 43... |
Line 43... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.8 2002/01/25 07:58:34 mohor
|
|
// IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
|
|
// not filled-in. Tested in hw.
|
|
//
|
// Revision 1.7 2001/12/06 10:08:06 mohor
|
// Revision 1.7 2001/12/06 10:08:06 mohor
|
// Warnings from synthesys tools fixed.
|
// Warnings from synthesys tools fixed.
|
//
|
//
|
// Revision 1.6 2001/11/28 09:38:30 mohor
|
// Revision 1.6 2001/11/28 09:38:30 mohor
|
// Trace disabled by default.
|
// Trace disabled by default.
|
| Line 148... |
Line 152... |
`define TSEL_ADR 5'h01
|
`define TSEL_ADR 5'h01
|
`define QSEL_ADR 5'h02
|
`define QSEL_ADR 5'h02
|
`define SSEL_ADR 5'h03
|
`define SSEL_ADR 5'h03
|
`define RISCOP_ADR 5'h04
|
`define RISCOP_ADR 5'h04
|
`define RECSEL_ADR 5'h10
|
`define RECSEL_ADR 5'h10
|
|
`define MON_CNTL_ADR 5'h11
|
|
|
|
|
// Registers default values (after reset)
|
// Registers default values (after reset)
|
`define MODER_DEF 2'h0
|
`define MODER_DEF 2'h0
|
`define TSEL_DEF 32'h00000000
|
`define TSEL_DEF 32'h00000000
|
`define QSEL_DEF 32'h00000000
|
`define QSEL_DEF 32'h00000000
|
`define SSEL_DEF 32'h00000000
|
`define SSEL_DEF 32'h00000000
|
`define RISCOP_DEF 2'h0
|
`define RISCOP_DEF 2'h0
|
`define RECSEL_DEF 7'h0
|
`define RECSEL_DEF 7'h0
|
|
`define MON_CNTL_DEF 4'h0
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.