OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] [dbg_top.v] - Diff between revs 44 and 47

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 44 Rev 47
Line 43... Line 43...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.25  2002/04/22 12:54:11  mohor
 
// Signal names changed to lower case.
 
//
// Revision 1.24  2002/04/17 13:17:01  mohor
// Revision 1.24  2002/04/17 13:17:01  mohor
// Intentional error removed.
// Intentional error removed.
//
//
// Revision 1.23  2002/04/17 11:16:33  mohor
// Revision 1.23  2002/04/17 11:16:33  mohor
// A block for checking possible simulation/synthesis missmatch added.
// A block for checking possible simulation/synthesis missmatch added.
Line 160... Line 163...
                IDCODESelected, CHAIN_SELECTSelected, DEBUGSelected,
                IDCODESelected, CHAIN_SELECTSelected, DEBUGSelected,
 
 
                // TAP signals
                // TAP signals
                trst_in, tck, tdi, TDOData,
                trst_in, tck, tdi, TDOData,
 
 
                BypassRegister
                BypassRegister,
 
 
 
                // Monitor mux control
 
                mon_cntl_o
 
 
              );
              );
 
 
parameter Tp = 1;
parameter Tp = 1;
 
 
Line 210... Line 216...
input tdi;
input tdi;
 
 
input BypassRegister;
input BypassRegister;
 
 
output TDOData;
output TDOData;
 
output [3:0] mon_cntl_o;
 
 
// Defining which instruction is selected
// Defining which instruction is selected
input         IDCODESelected;
input         IDCODESelected;
input         CHAIN_SELECTSelected;
input         CHAIN_SELECTSelected;
input         DEBUGSelected;
input         DEBUGSelected;
Line 833... Line 839...
                      .IQualifValid(IQualifValid),
                      .IQualifValid(IQualifValid),
                      .WpStop(WpStop), .BpStop(BpStop), .LSSStop(LSSStop), .IStop(IStop),
                      .WpStop(WpStop), .BpStop(BpStop), .LSSStop(LSSStop), .IStop(IStop),
                      .StopOper(StopOper), .WpStopValid(WpStopValid), .BpStopValid(BpStopValid),
                      .StopOper(StopOper), .WpStopValid(WpStopValid), .BpStopValid(BpStopValid),
                      .LSSStopValid(LSSStopValid), .IStopValid(IStopValid),
                      .LSSStopValid(LSSStopValid), .IStopValid(IStopValid),
                      `endif
                      `endif
                      .risc_stall(RiscStall_reg), .risc_reset(RiscReset_reg)
                      .risc_stall(RiscStall_reg), .risc_reset(RiscReset_reg), .mon_cntl_o(mon_cntl_o)
 
 
                     );
                     );
 
 
/**********************************************************************************
/**********************************************************************************
*                                                                                 *
*                                                                                 *

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.