URL
https://opencores.org/ocsvn/ddr3_synthesizable_bfm/ddr3_synthesizable_bfm/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 4 |
| Line 36... |
Line 36... |
input [(ADDR_WIDTH-1):0] read_addr,
|
input [(ADDR_WIDTH-1):0] read_addr,
|
input [(ADDR_WIDTH-1):0] write_addr,
|
input [(ADDR_WIDTH-1):0] write_addr,
|
input we,
|
input we,
|
output reg [(DATA_WIDTH-1):0] do
|
output reg [(DATA_WIDTH-1):0] do
|
);
|
);
|
//localparam ACTUAL_ADDR_WIDTH=16; //due to small size of internal memory
|
localparam ACTUAL_ADDR_WIDTH=16; //due to small size of internal memory
|
localparam ACTUAL_ADDR_WIDTH=26; //due to small size of internal memory
|
//localparam ACTUAL_ADDR_WIDTH=26; //due to small size of internal memory
|
wire [ACTUAL_ADDR_WIDTH-1:0]ACTUAL_WRITE_ADDR;
|
wire [ACTUAL_ADDR_WIDTH-1:0]ACTUAL_WRITE_ADDR;
|
wire [ACTUAL_ADDR_WIDTH-1:0]ACTUAL_READ_ADDR;
|
wire [ACTUAL_ADDR_WIDTH-1:0]ACTUAL_READ_ADDR;
|
//bank row col
|
//bank row col
|
//assign ACTUAL_WRITE_ADDR={write_addr[34:32],write_addr[25:16],write_addr[7:0]};
|
//assign ACTUAL_WRITE_ADDR={write_addr[34:32],write_addr[25:16],write_addr[7:0]};
|
//assign ACTUAL_READ_ADDR ={ read_addr[34:32], read_addr[25:16], read_addr[7:0]};
|
//assign ACTUAL_READ_ADDR ={ read_addr[34:32], read_addr[25:16], read_addr[7:0]};
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.