| Line 6... |
Line 6... |
-- Module Name: debounce_atlys_top
|
-- Module Name: debounce_atlys_top
|
-- Project Name: debounce_vhdl
|
-- Project Name: debounce_vhdl
|
-- Target Devices: Spartan-6 LX45
|
-- Target Devices: Spartan-6 LX45
|
-- Tool versions: ISE 13.1
|
-- Tool versions: ISE 13.1
|
-- Description:
|
-- Description:
|
|
--
|
-- This is a verification project for the Digilent Atlys board, to test the GRP_DEBOUNCE core.
|
-- This is a verification project for the Digilent Atlys board, to test the GRP_DEBOUNCE core.
|
-- It uses the board's 100MHz clock input, and clocks all sequential logic at this clock.
|
-- It uses the board's 100MHz clock input, and clocks all sequential logic at this clock.
|
--
|
--
|
-- See the "debounce_atlys.ucf" file for pin assignments.
|
-- See the "debounce_atlys.ucf" file for pin assignments.
|
-- The test circuit uses the VHDCI connector on the Atlys to implement a 16-pin debug port to be used
|
-- The test circuit uses the VHDCI connector on the Atlys to implement a 16-pin debug port to be used
|
-- with a Tektronix MSO2014. The 16 debug pins are brought to 2 8x2 headers that form a umbilical
|
-- with a Tektronix MSO2014. The 16 debug pins are brought to 2 8x2 headers that form a umbilical
|
-- digital pod port.
|
-- digital pod port.
|
|
-- If you want details of the testing circuit, send me an e-mail: jdoin@opencores.org
|
--
|
--
|
------------------------------ REVISION HISTORY -----------------------------------------------------------------------
|
------------------------------ REVISION HISTORY -----------------------------------------------------------------------
|
--
|
--
|
-- 2011/07/02 v0.01.0010 [JD] implemented a wire-through from switches to LEDs, just to test the toolchain. It worked!
|
|
-- 2011/07/03 v0.01.0020 [JD] added clock input, and a simple LED blinker for each LED.
|
|
-- 2011/07/03 v0.01.0030 [JD] added clear input, and instantiated a SPI_MASTER from my OpenCores project.
|
|
-- 2011/07/04 v0.01.0040 [JD] changed all clocks to clock enables, and use the 100MHz board gclk_i to clock all registers.
|
|
-- this change made the design go up to 288MHz, after synthesis.
|
|
-- 2011/07/07 v0.03.0050 [JD] implemented a 16pin umbilical port for the MSO2014 in the Atlys VmodBB board, and moved all
|
|
-- external monitoring pins to the VHDCI ports.
|
|
-- 2011/07/10 v1.10.0075 [JD] verified spi_master_slave at 50MHz, 25MHz, 16.666MHz, 12.5MHz, 10MHz, 8.333MHz, 7.1428MHz,
|
|
-- 6.25MHz, 1MHz and 500kHz
|
|
-- 2011/07/29 v1.12.0105 [JD] spi_master.vhd and spi_slave_vhd changed to fix CPHA='1' bug.
|
|
-- 2011/08/02 v1.13.0110 [JD] testbed for continuous transfer in FPGA hardware.
|
|
-- 2011/08/10 v1.01.0025 [JD] changed to test the grp_debouncer.vhd module alone.
|
-- 2011/08/10 v1.01.0025 [JD] changed to test the grp_debouncer.vhd module alone.
|
-- 2011/08/11 v1.01.0026 [JD] reduced switch inputs to 7, to save digital pins to the strobe signal.
|
-- 2011/08/11 v1.01.0026 [JD] reduced switch inputs to 7, to save digital pins to the strobe signal.
|
--
|
--
|
--
|
--
|
----------------------------------------------------------------------------------
|
----------------------------------------------------------------------------------
|
