OpenCores
URL https://opencores.org/ocsvn/dirac/dirac/trunk

Subversion Repositories dirac

[/] [dirac/] [trunk/] [src/] [encoder/] [OUTPUT_UNIT.vhd] - Diff between revs 2 and 5

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 5
Line 1... Line 1...
 
 -- ***** BEGIN LICENSE BLOCK *****
 
-- 
 
-- $Id: OUTPUT_UNIT.vhd,v 1.2 2005-05-27 16:00:30 petebleackley Exp $ $Name: not supported by cvs2svn $
 
-- *
 
-- * Version: MPL 1.1/GPL 2.0/LGPL 2.1
 
-- *
 
-- * The contents of this file are subject to the Mozilla Public License
 
-- * Version 1.1 (the "License"); you may not use this file except in compliance
 
-- * with the License. You may obtain a copy of the License at
 
-- * http://www.mozilla.org/MPL/
 
-- *
 
-- * Software distributed under the License is distributed on an "AS IS" basis,
 
-- * WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for
 
-- * the specific language governing rights and limitations under the License.
 
-- *
 
-- * The Original Code is BBC Research and Development code.
 
-- *
 
-- * The Initial Developer of the Original Code is the British Broadcasting
 
-- * Corporation.
 
-- * Portions created by the Initial Developer are Copyright (C) 2004.
 
-- * All Rights Reserved.
 
-- *
 
-- * Contributor(s): Peter Bleackley (Original author)
 
-- *
 
-- * Alternatively, the contents of this file may be used under the terms of
 
-- * the GNU General Public License Version 2 (the "GPL"), or the GNU Lesser
 
-- * Public License Version 2.1 (the "LGPL"), in which case the provisions of
 
-- * the GPL or the LGPL are applicable instead of those above. If you wish to
 
-- * allow use of your version of this file only under the terms of the either
 
-- * the GPL or LGPL and not to allow others to use your version of this file
 
-- * under the MPL, indicate your decision by deleting the provisions above
 
-- * and replace them with the notice and other provisions required by the GPL
 
-- * or LGPL. If you do not delete the provisions above, a recipient may use
 
-- * your version of this file under the terms of any one of the MPL, the GPL
 
-- * or the LGPL.
 
-- * ***** END LICENSE BLOCK ***** */
 
 
library IEEE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
 
Line 19... Line 56...
           FOLLOW_COUNTER_TEST : out std_logic;
           FOLLOW_COUNTER_TEST : out std_logic;
           SHIFT : out std_logic);
           SHIFT : out std_logic);
end OUTPUT_UNIT;
end OUTPUT_UNIT;
 
 
architecture RTL of OUTPUT_UNIT is
architecture RTL of OUTPUT_UNIT is
        component D_TYPE
 
        port(D,CLOCK:   in std_logic;
 
         Q:     out std_logic);
 
        end component D_TYPE;
 
        signal OUTVALUE:        std_logic;
        signal OUTVALUE:        std_logic;
        signal DELAYED: std_logic;
        signal DELAYED: std_logic;
        signal NOFOLLOW:        std_logic;
        signal NOFOLLOW:        std_logic;
        signal ACTIVE:  std_logic;
        signal ACTIVE:  std_logic;
        signal FEEDBACK : std_logic;
        signal FEEDBACK : std_logic;
Line 43... Line 76...
        SHIFT <= FEEDBACK;
        SHIFT <= FEEDBACK;
        SENDING <= ACTIVE;
        SENDING <= ACTIVE;
 
 
-- sequential logic
-- sequential logic
 
 
FLIP_FLOP: D_TYPE
FLIP_FLOP: process (CLOCK)
        port map(D => ACTIVE,
        begin
        CLOCK => CLOCK,
        if CLOCK'event and CLOCK = '1' then
        Q => DELAYED);
                DELAYED <= ACTIVE;
 
        end if;
 
        end process FLIP_FLOP;
 
 
end RTL;
end RTL;
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.