OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.23/] [fpga/] [src/] [eco32.v] - Diff between revs 27 and 67

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 27 Rev 67
Line 136... Line 136...
  wire [31:0] rom_data_out;
  wire [31:0] rom_data_out;
  wire rom_wt;
  wire rom_wt;
  // tmr
  // tmr
  wire tmr_en;
  wire tmr_en;
  wire tmr_wr;
  wire tmr_wr;
  wire tmr_addr2;
  wire tmr_addr;
  wire [31:0] tmr_data_in;
  wire [31:0] tmr_data_in;
  wire [31:0] tmr_data_out;
  wire [31:0] tmr_data_out;
  wire tmr_wt;
  wire tmr_wt;
  wire tmr_irq;
  wire tmr_irq;
  // dsp
  // dsp
Line 151... Line 151...
  wire [15:0] dsp_data_out;
  wire [15:0] dsp_data_out;
  wire dsp_wt;
  wire dsp_wt;
  // kbd
  // kbd
  wire kbd_en;
  wire kbd_en;
  wire kbd_wr;
  wire kbd_wr;
  wire kbd_addr2;
  wire kbd_addr;
  wire [7:0] kbd_data_in;
  wire [7:0] kbd_data_in;
  wire [7:0] kbd_data_out;
  wire [7:0] kbd_data_out;
  wire kbd_wt;
  wire kbd_wt;
  wire kbd_irq;
  wire kbd_irq;
  // ser0
  // ser0
Line 220... Line 220...
    .rom_data_out(rom_data_out[31:0]),
    .rom_data_out(rom_data_out[31:0]),
    .rom_wt(rom_wt),
    .rom_wt(rom_wt),
    // tmr
    // tmr
    .tmr_en(tmr_en),
    .tmr_en(tmr_en),
    .tmr_wr(tmr_wr),
    .tmr_wr(tmr_wr),
    .tmr_addr2(tmr_addr2),
    .tmr_addr(tmr_addr),
    .tmr_data_in(tmr_data_in[31:0]),
    .tmr_data_in(tmr_data_in[31:0]),
    .tmr_data_out(tmr_data_out[31:0]),
    .tmr_data_out(tmr_data_out[31:0]),
    .tmr_wt(tmr_wt),
    .tmr_wt(tmr_wt),
    // dsp
    // dsp
    .dsp_en(dsp_en),
    .dsp_en(dsp_en),
Line 234... Line 234...
    .dsp_data_out(dsp_data_out[15:0]),
    .dsp_data_out(dsp_data_out[15:0]),
    .dsp_wt(dsp_wt),
    .dsp_wt(dsp_wt),
    // kbd
    // kbd
    .kbd_en(kbd_en),
    .kbd_en(kbd_en),
    .kbd_wr(kbd_wr),
    .kbd_wr(kbd_wr),
    .kbd_addr2(kbd_addr2),
    .kbd_addr(kbd_addr),
    .kbd_data_in(kbd_data_in[7:0]),
    .kbd_data_in(kbd_data_in[7:0]),
    .kbd_data_out(kbd_data_out[7:0]),
    .kbd_data_out(kbd_data_out[7:0]),
    .kbd_wt(kbd_wt),
    .kbd_wt(kbd_wt),
    // ser0
    // ser0
    .ser0_en(ser0_en),
    .ser0_en(ser0_en),
Line 337... Line 337...
  tmr tmr1(
  tmr tmr1(
    .clk(clk),
    .clk(clk),
    .reset(reset),
    .reset(reset),
    .en(tmr_en),
    .en(tmr_en),
    .wr(tmr_wr),
    .wr(tmr_wr),
    .addr2(tmr_addr2),
    .addr(tmr_addr),
    .data_in(tmr_data_in[31:0]),
    .data_in(tmr_data_in[31:0]),
    .data_out(tmr_data_out[31:0]),
    .data_out(tmr_data_out[31:0]),
    .wt(tmr_wt),
    .wt(tmr_wt),
    .irq(tmr_irq)
    .irq(tmr_irq)
  );
  );
Line 367... Line 367...
    .ps2_data(ps2_data),
    .ps2_data(ps2_data),
    .clk(clk),
    .clk(clk),
    .reset(reset),
    .reset(reset),
    .en(kbd_en),
    .en(kbd_en),
    .wr(kbd_wr),
    .wr(kbd_wr),
    .addr2(kbd_addr2),
    .addr(kbd_addr),
    .data_in(kbd_data_in[7:0]),
    .data_in(kbd_data_in[7:0]),
    .data_out(kbd_data_out[7:0]),
    .data_out(kbd_data_out[7:0]),
    .wt(kbd_wt),
    .wt(kbd_wt),
    .irq(kbd_irq)
    .irq(kbd_irq)
  );
  );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.