OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.24/] [fpga/] [src/] [eco32.v] - Diff between revs 68 and 69

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 68 Rev 69
Line 136... Line 136... 
  wire [31:0] rom_data_out;
 
  wire [31:0] rom_data_out;
 
  wire rom_wt;
 
  wire rom_wt;
 
  // tmr
 
  // tmr
 
  wire tmr_en;
 
  wire tmr_en;
 
  wire tmr_wr;
 
  wire tmr_wr;
 
  wire tmr_addr;
 
  wire [3:2] tmr_addr;
 
  wire [31:0] tmr_data_in;
 
  wire [31:0] tmr_data_in;
 
  wire [31:0] tmr_data_out;
 
  wire [31:0] tmr_data_out;
 
  wire tmr_wt;
 
  wire tmr_wt;
 
  wire tmr_irq;
 
  wire tmr_irq;
 
  // dsp
 
  // dsp
Line 220... Line 220... 
    .rom_data_out(rom_data_out[31:0]),
 
    .rom_data_out(rom_data_out[31:0]),
 
    .rom_wt(rom_wt),
 
    .rom_wt(rom_wt),
 
    // tmr
 
    // tmr
 
    .tmr_en(tmr_en),
 
    .tmr_en(tmr_en),
 
    .tmr_wr(tmr_wr),
 
    .tmr_wr(tmr_wr),
 
    .tmr_addr(tmr_addr),
 
    .tmr_addr(tmr_addr[3:2]),
 
    .tmr_data_in(tmr_data_in[31:0]),
 
    .tmr_data_in(tmr_data_in[31:0]),
 
    .tmr_data_out(tmr_data_out[31:0]),
 
    .tmr_data_out(tmr_data_out[31:0]),
 
    .tmr_wt(tmr_wt),
 
    .tmr_wt(tmr_wt),
 
    // dsp
 
    // dsp
 
    .dsp_en(dsp_en),
 
    .dsp_en(dsp_en),
Line 337... Line 337... 
  tmr tmr1(
 
  tmr tmr1(
 
    .clk(clk),
 
    .clk(clk),
 
    .reset(reset),
 
    .reset(reset),
 
    .en(tmr_en),
 
    .en(tmr_en),
 
    .wr(tmr_wr),
 
    .wr(tmr_wr),
 
    .addr(tmr_addr),
 
    .addr(tmr_addr[3:2]),
 
    .data_in(tmr_data_in[31:0]),
 
    .data_in(tmr_data_in[31:0]),
 
    .data_out(tmr_data_out[31:0]),
 
    .data_out(tmr_data_out[31:0]),
 
    .wt(tmr_wt),
 
    .wt(tmr_wt),
 
    .irq(tmr_irq)
 
    .irq(tmr_irq)
 
  );
 
  );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.