OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.24/] [fpga/] [xsa-xst-3/] [eco32.ucf] - Diff between revs 67 and 68

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 67 Rev 68
Line 6... Line 6...
NET "ata_cs1_n"  LOC = "g14"  ;
NET "ata_cs1_n"  LOC = "g14"  ;
NET "ata_dmack_n"  LOC = "k1"  ;
NET "ata_dmack_n"  LOC = "k1"  ;
NET "ata_dmarq" LOC = "l4"  ;
NET "ata_dmarq" LOC = "l4"  ;
NET "ata_intrq"  LOC = "h15"  ;
NET "ata_intrq"  LOC = "h15"  ;
NET "ata_iordy"  LOC = "l2"  ;
NET "ata_iordy"  LOC = "l2"  ;
NET "b<0>"  LOC = "c9"  ;
NET "vga_b<0>"  LOC = "c9"  ;
NET "b<1>"  LOC = "e7"  ;
NET "vga_b<1>"  LOC = "e7"  ;
NET "b<2>"  LOC = "d5"  ;
NET "vga_b<2>"  LOC = "d5"  ;
NET "clk_in"  LOC = "p8"  ;
NET "clk_in"  LOC = "p8"  ;
NET "ether_cs_n"  LOC = "g13"  ;
NET "ether_cs_n"  LOC = "g13"  ;
NET "flash_a<0>"  LOC = "n5"  ;
NET "flash_a<0>"  LOC = "n5"  ;
NET "flash_a<10>"  LOC = "r16"  ;
NET "flash_a<10>"  LOC = "r16"  ;
NET "flash_a<11>"  LOC = "p14"  ;
NET "flash_a<11>"  LOC = "p14"  ;
Line 52... Line 52...
NET "flash_d<8>"  LOC = "t4"  ;
NET "flash_d<8>"  LOC = "t4"  ;
NET "flash_d<9>"  LOC = "r5"  ;
NET "flash_d<9>"  LOC = "r5"  ;
NET "flash_oe_n"  LOC = "p5"  ;
NET "flash_oe_n"  LOC = "p5"  ;
NET "flash_rst_n"  LOC = "p16"  ;
NET "flash_rst_n"  LOC = "p16"  ;
NET "flash_we_n"  LOC = "m13"  ;
NET "flash_we_n"  LOC = "m13"  ;
NET "g<0>"  LOC = "a8"  ;
NET "vga_g<0>"  LOC = "a8"  ;
NET "g<1>"  LOC = "a5"  ;
NET "vga_g<1>"  LOC = "a5"  ;
NET "g<2>"  LOC = "c3"  ;
NET "vga_g<2>"  LOC = "c3"  ;
NET "hsync"  LOC = "b7"  ;
NET "vga_hsync"  LOC = "b7"  ;
NET "pbus_a<0>"  LOC = "l5"  ;
NET "pbus_a<0>"  LOC = "l5"  ;
NET "pbus_a<1>"  LOC = "n2"  ;
NET "pbus_a<1>"  LOC = "n2"  ;
NET "pbus_a<2>"  LOC = "m3"  ;
NET "pbus_a<2>"  LOC = "m3"  ;
NET "pbus_a<3>"  LOC = "n1"  ;
NET "pbus_a<3>"  LOC = "n1"  ;
NET "pbus_a<4>"  LOC = "t13"  ;
NET "pbus_a<4>"  LOC = "t13"  ;
Line 81... Line 81...
NET "pbus_d<9>"  LOC = "e1"  ;
NET "pbus_d<9>"  LOC = "e1"  ;
NET "pbus_read_n"  LOC = "p2"  ;
NET "pbus_read_n"  LOC = "p2"  ;
NET "pbus_write_n"  LOC = "r1"  ;
NET "pbus_write_n"  LOC = "r1"  ;
NET "ps2_clk"  LOC = "b16"  ;
NET "ps2_clk"  LOC = "b16"  ;
NET "ps2_data"  LOC = "e13"  ;
NET "ps2_data"  LOC = "e13"  ;
NET "r<0>"  LOC = "c8"  ;
NET "vga_r<0>"  LOC = "c8"  ;
NET "r<1>"  LOC = "d6"  ;
NET "vga_r<1>"  LOC = "d6"  ;
NET "r<2>"  LOC = "b1"  ;
NET "vga_r<2>"  LOC = "b1"  ;
NET "reset_inout_n"  LOC = "d15"  ;
NET "reset_inout_n"  LOC = "d15"  ;
NET "rs232_0_rxd"  LOC = "g5"  ;
NET "rs232_0_rxd"  LOC = "g5"  ;
NET "rs232_0_txd"  LOC = "j2"  ;
NET "rs232_0_txd"  LOC = "j2"  ;
NET "rs232_1_rxd"  LOC = "d1"  ;
NET "rs232_1_rxd"  LOC = "d1"  ;
NET "rs232_1_txd"  LOC = "f4"  ;
NET "rs232_1_txd"  LOC = "f4"  ;
Line 131... Line 131...
NET "sdram_ras_n"  LOC = "a9"  ;
NET "sdram_ras_n"  LOC = "a9"  ;
NET "sdram_udqm"  LOC = "d9"  ;
NET "sdram_udqm"  LOC = "d9"  ;
NET "sdram_we_n"  LOC = "b10"  ;
NET "sdram_we_n"  LOC = "b10"  ;
NET "slot1_cs_n"  LOC = "e15"  ;
NET "slot1_cs_n"  LOC = "e15"  ;
NET "slot2_cs_n"  LOC = "d16"  ;
NET "slot2_cs_n"  LOC = "d16"  ;
NET "vsync"  LOC = "d8"  ;
NET "vga_vsync"  LOC = "d8"  ;
NET "vga_vsync"  LOC = "d8"  ;
NET "vga_vsync"  LOC = "d8"  ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.