OpenCores

URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [mc/] [boards/] [xsa-xst-3/] [src/] [toplevel/] [eco32.v] - Diff between revs 216 and 225

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 216	Rev 225
Line 114...	Line 114...
`input sw1_3;`	`input sw1_3;`
`input sw1_4;`	`input sw1_4;`
`input sw2_n;`	`input sw2_n;`
`input sw3_n;`	`input sw3_n;`

`// clk_reset`	`// clk_rst`
`wire clk;`	`wire clk;`
`wire clk_ok;`	`wire clk_ok;`
`wire reset;`	`wire reset;`
`// cpu`	`// cpu`
`wire cpu_en;`	`wire cpu_en;`
Line 207...	Line 207...
`wire bio_addr;`	`wire bio_addr;`
`wire [31:0] bio_data_in;`	`wire [31:0] bio_data_in;`
`wire [31:0] bio_data_out;`	`wire [31:0] bio_data_out;`
`wire bio_wt;`	`wire bio_wt;`

`clk_reset clk_reset1(`	`clk_rst clk_rst1(`
`.clk_in(clk_in),`	`.clk_in(clk_in),`
`.reset_inout_n(reset_inout_n),`	`.reset_inout_n(reset_inout_n),`
`.sdram_clk(sdram_clk),`	`.sdram_clk(sdram_clk),`
`.sdram_fb(sdram_fb),`	`.sdram_fb(sdram_fb),`
`.clk(clk),`	`.clk(clk),`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.