URL
https://opencores.org/ocsvn/eco32/eco32/trunk
[/] [eco32/] [trunk/] [fpga/] [mc/] [src/] [cpu/] [cpu.v] - Diff between revs 181 and 204
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 181 |
Rev 204 |
| Line 2619... |
Line 2619... |
assign tlb_page = (tbs == 1) ? tlb_entry_hi[31:12] : virt[31:12];
|
assign tlb_page = (tbs == 1) ? tlb_entry_hi[31:12] : virt[31:12];
|
assign tlb_enable = map;
|
assign tlb_enable = map;
|
assign tlb_wbit = tlb_frame[1];
|
assign tlb_wbit = tlb_frame[1];
|
assign tlb_vbit = tlb_frame[0];
|
assign tlb_vbit = tlb_frame[0];
|
assign rw_index = (tbwr == 1) ? random_index : tlb_index[4:0];
|
assign rw_index = (tbwr == 1) ? random_index : tlb_index[4:0];
|
assign tlb_index_new = { tlb_miss | tlb_index[31],
|
assign tlb_index_new = { tlb_miss, 26'b0, tlb_found };
|
tlb_index[30:5], tlb_found };
|
|
assign tlb_entry_hi_new = { ((tbri == 1) ? r_page : page),
|
assign tlb_entry_hi_new = { ((tbri == 1) ? r_page : page),
|
tlb_entry_hi[11:0] };
|
tlb_entry_hi[11:0] };
|
assign tlb_entry_lo_new = { tlb_entry_lo[31:30], r_frame[19:2],
|
assign tlb_entry_lo_new = { tlb_entry_lo[31:30], r_frame[19:2],
|
tlb_entry_lo[11:2], r_frame[1:0] };
|
tlb_entry_lo[11:2], r_frame[1:0] };
|
assign w_enable = tbwr | tbwi;
|
assign w_enable = tbwr | tbwi;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.