OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [mc/] [src/] [dsp/] [bpp3/] [display.v] - Diff between revs 288 and 290

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 288 Rev 290
Line 1... Line 1...
//
//
// display.v -- 30x80 character display, with attributes
// display.v -- 30x80 character display, with attributes
//
//
 
 
 
 
 
`timescale 1ns/10ps
 
`default_nettype none
 
 
 
 
module display(clk,
module display(clk,
               dsp_row, dsp_col, dsp_en, dsp_wr,
               dsp_row, dsp_col, dsp_en, dsp_wr,
               dsp_wr_data, dsp_rd_data,
               dsp_wr_data, dsp_rd_data,
               hsync, vsync, r, g, b);
               hsync, vsync, r, g, b);
    input clk;
    input clk;
Line 42... Line 46...
  wire chrgen_blank;
  wire chrgen_blank;
  wire chrgen_hsync;
  wire chrgen_hsync;
  wire chrgen_vsync;
  wire chrgen_vsync;
  wire chrgen_blink;
  wire chrgen_blink;
 
 
  timing timing1(
  timing timing_1(
    .clk(clk),
    .clk(clk),
    .pixclk(pixclk),
    .pixclk(pixclk),
    .txtrow(timing_txtrow[4:0]),
    .txtrow(timing_txtrow[4:0]),
    .txtcol(timing_txtcol[6:0]),
    .txtcol(timing_txtcol[6:0]),
    .chrrow(timing_chrrow[3:0]),
    .chrrow(timing_chrrow[3:0]),
Line 55... Line 59...
    .hsync(timing_hsync),
    .hsync(timing_hsync),
    .vsync(timing_vsync),
    .vsync(timing_vsync),
    .blink(timing_blink)
    .blink(timing_blink)
  );
  );
 
 
  dspmem dspmem1(
  dspmem dspmem_1(
    .rdwr_row(dsp_row[4:0]),
    .rdwr_row(dsp_row[4:0]),
    .rdwr_col(dsp_col[6:0]),
    .rdwr_col(dsp_col[6:0]),
    .wr_data(dsp_wr_data[15:0]),
    .wr_data(dsp_wr_data[15:0]),
    .rd_data(dsp_rd_data[15:0]),
    .rd_data(dsp_rd_data[15:0]),
    .en(dsp_en),
    .en(dsp_en),
Line 82... Line 86...
    .hsync_out(dspmem_hsync),
    .hsync_out(dspmem_hsync),
    .vsync_out(dspmem_vsync),
    .vsync_out(dspmem_vsync),
    .blink_out(dspmem_blink)
    .blink_out(dspmem_blink)
  );
  );
 
 
  chrgen chrgen1(
  chrgen chrgen_1(
    .clk(clk),
    .clk(clk),
    .pixclk(pixclk),
    .pixclk(pixclk),
    .chrcode(dspmem_chrcode[7:0]),
    .chrcode(dspmem_chrcode[7:0]),
    .chrrow(dspmem_chrrow[3:0]),
    .chrrow(dspmem_chrrow[3:0]),
    .chrcol(dspmem_chrcol[2:0]),
    .chrcol(dspmem_chrcol[2:0]),
Line 101... Line 105...
    .hsync_out(chrgen_hsync),
    .hsync_out(chrgen_hsync),
    .vsync_out(chrgen_vsync),
    .vsync_out(chrgen_vsync),
    .blink_out(chrgen_blink)
    .blink_out(chrgen_blink)
  );
  );
 
 
  pixel pixel1(
  pixel pixel_1(
    .clk(clk),
    .clk(clk),
    .pixclk(pixclk),
    .pixclk(pixclk),
    .attcode(chrgen_attcode[7:0]),
    .attcode(chrgen_attcode[7:0]),
    .pixel(chrgen_pixel),
    .pixel(chrgen_pixel),
    .blank(chrgen_blank),
    .blank(chrgen_blank),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.