| Line 11... |
Line 11... |
|
|
.set TLB_INDEX,1 ; reg # of TLB Index
|
.set TLB_INDEX,1 ; reg # of TLB Index
|
.set TLB_ENTRY_HI,2 ; reg # of TLB EntryHi
|
.set TLB_ENTRY_HI,2 ; reg # of TLB EntryHi
|
.set TLB_ENTRY_LO,3 ; reg # of TLB EntryLo
|
.set TLB_ENTRY_LO,3 ; reg # of TLB EntryLo
|
.set TLB_ENTRIES,32 ; number of TLB entries
|
.set TLB_ENTRIES,32 ; number of TLB entries
|
|
.set BAD_ADDRESS,4 ; reg # of bad address reg
|
|
|
.set USER_CONTEXT_SIZE,36*4 ; size of user context
|
.set USER_CONTEXT_SIZE,37*4 ; size of user context
|
|
|
.set BIO_OUT,0xF1000000 ; board I/O output port
|
.set BIO_OUT,0xF1000000 ; board I/O output port
|
.set SPI_EN,0x80000000 ; SPI bus enable ctrl bit
|
.set SPI_EN,0x80000000 ; SPI bus enable ctrl bit
|
|
|
;***************************************************************
|
;***************************************************************
|
| Line 361... |
Line 362... |
mvts $8,TLB_INDEX
|
mvts $8,TLB_INDEX
|
ldw $8,$28,34*4 ; tlbEntryHi
|
ldw $8,$28,34*4 ; tlbEntryHi
|
mvts $8,TLB_ENTRY_HI
|
mvts $8,TLB_ENTRY_HI
|
ldw $8,$28,35*4 ; tlbEntryLo
|
ldw $8,$28,35*4 ; tlbEntryLo
|
mvts $8,TLB_ENTRY_LO
|
mvts $8,TLB_ENTRY_LO
|
|
ldw $8,$28,36*4 ; badAddress
|
|
mvts $8,BAD_ADDRESS
|
;ldw $0,$28,0*4 ; registers
|
;ldw $0,$28,0*4 ; registers
|
ldw $1,$28,1*4
|
ldw $1,$28,1*4
|
ldw $2,$28,2*4
|
ldw $2,$28,2*4
|
ldw $3,$28,3*4
|
ldw $3,$28,3*4
|
ldw $4,$28,4*4
|
ldw $4,$28,4*4
|
| Line 445... |
Line 448... |
stw $8,$28,33*4 ; tlbIndex
|
stw $8,$28,33*4 ; tlbIndex
|
mvfs $8,TLB_ENTRY_HI
|
mvfs $8,TLB_ENTRY_HI
|
stw $8,$28,34*4 ; tlbEntryHi
|
stw $8,$28,34*4 ; tlbEntryHi
|
mvfs $8,TLB_ENTRY_LO
|
mvfs $8,TLB_ENTRY_LO
|
stw $8,$28,35*4 ; tlbEntryLo
|
stw $8,$28,35*4 ; tlbEntryLo
|
|
mvfs $8,BAD_ADDRESS
|
|
stw $8,$28,36*4 ; badAddress
|
.syn
|
.syn
|
j loadState
|
j loadState
|
|
|
No newline at end of file
|
No newline at end of file
|
