OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [monitor/] [monitor/] [common/] [command.c] - Diff between revs 84 and 180

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 84 Rev 180
Line 704... Line 704...
  }
  }
}
}
 
 
 
 
static void doTLB(char *tokens[], int n) {
static void doTLB(char *tokens[], int n) {
 
  static char *mmuAccsWidth[4] = { "byte", "half", "word", "????" };
  int index;
  int index;
  TLB_Entry tlbEntry;
  TLB_Entry tlbEntry;
 
  Word mmuAccs;
  Word data;
  Word data;
 
 
  if (n == 1) {
  if (n == 1) {
    for (index = 0; index < TLB_SIZE; index++) {
    for (index = 0; index < TLB_SIZE; index++) {
      tlbEntry = mmuGetTLB(index);
      tlbEntry = mmuGetTLB(index);
Line 720... Line 722...
    }
    }
    printf("Index(1)   %08X\n", mmuGetIndex());
    printf("Index(1)   %08X\n", mmuGetIndex());
    printf("EntryHi(2) %08X\n", mmuGetEntryHi());
    printf("EntryHi(2) %08X\n", mmuGetEntryHi());
    printf("EntryLo(3) %08X\n", mmuGetEntryLo());
    printf("EntryLo(3) %08X\n", mmuGetEntryLo());
    printf("BadAddr(4) %08X\n", mmuGetBadAddr());
    printf("BadAddr(4) %08X\n", mmuGetBadAddr());
 
    mmuAccs = mmuGetBadAccs();
 
    printf("BadAccs (5)  %08X (%s %s)\n",
 
           mmuAccs,
 
           (mmuAccs & MMU_ACCS_WRITE) ? "write" : "read",
 
           mmuAccsWidth[mmuAccs & 0x03]);
  } else if (n == 2) {
  } else if (n == 2) {
    if (!getDecNumber(tokens[1], &index) || index < 0 || index >= TLB_SIZE) {
    if (!getDecNumber(tokens[1], &index) || index < 0 || index >= TLB_SIZE) {
      printf("illegal TLB index\n");
      printf("illegal TLB index\n");
      return;
      return;
    }
    }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.