OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [sim/] [cpu.h] - Diff between revs 25 and 246

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 25 Rev 246
Line 9... Line 9...
 
 
#define IRQ_TIMER_1     15              /* timer 1 interrupt */
#define IRQ_TIMER_1     15              /* timer 1 interrupt */
#define IRQ_TIMER_0     14              /* timer 0 interrupt */
#define IRQ_TIMER_0     14              /* timer 0 interrupt */
#define IRQ_DISK        8               /* disk interrupt */
#define IRQ_DISK        8               /* disk interrupt */
#define IRQ_KEYBOARD    4               /* keyboard interrupt */
#define IRQ_KEYBOARD    4               /* keyboard interrupt */
#define IRQ_TERM_1_RCVR 3               /* terminal 1 receiver interrupt */
#define IRQ_SERIAL_1_RCVR       3       /* line 1 receiver interrupt */
#define IRQ_TERM_1_XMTR 2               /* terminal 1 transmitter interrupt */
#define IRQ_SERIAL_1_XMTR       2       /* line 1 transmitter interrupt */
#define IRQ_TERM_0_RCVR 1               /* terminal 0 receiver interrupt */
#define IRQ_SERIAL_0_RCVR       1       /* line 0 receiver interrupt */
#define IRQ_TERM_0_XMTR 0                /* terminal 0 transmitter interrupt */
#define IRQ_SERIAL_0_XMTR       0        /* line 0 transmitter interrupt */
 
 
#define PSW_V           0x08000000      /* interrupt vector bit in PSW */
#define PSW_V           0x08000000      /* interrupt vector bit in PSW */
#define PSW_UM          0x04000000      /* user mode enable bit in PSW */
#define PSW_UM          0x04000000      /* user mode enable bit in PSW */
#define PSW_PUM         0x02000000      /* previous value of PSW_UM */
#define PSW_PUM         0x02000000      /* previous value of PSW_UM */
#define PSW_OUM         0x01000000      /* old value of PSW_UM */
#define PSW_OUM         0x01000000      /* old value of PSW_UM */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.