OpenCores

URL https://opencores.org/ocsvn/ethernet_tri_mode/ethernet_tri_mode/trunk

Subversion Repositories ethernet_tri_mode

[/] [ethernet_tri_mode/] [trunk/] [rtl/] [verilog/] [RMON/] [RMON_ctrl.v] - Diff between revs 6 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 6	Rev 7
Line 37...	Line 37...
`//////////////////////////////////////////////////////////////////////`	`//////////////////////////////////////////////////////////////////////`
`//`	`//`
`// CVS Revision History`	`// CVS Revision History`
`//`	`//`
`// $Log: not supported by cvs2svn $`	`// $Log: not supported by cvs2svn $`
	`// Revision 1.2 2005/12/16 06:44:19 Administrator`
	`// replaced tab with space.`
	`// passed 9.6k length frame test.`
	`//`
`// Revision 1.1.1.1 2005/12/13 01:51:45 Administrator`	`// Revision 1.1.1.1 2005/12/13 01:51:45 Administrator`
`// no message`	`// no message`
`//`	`//`
`module RMON_CTRL (`	`module RMON_CTRL (`
`Clk ,`	`Clk ,`
Line 71...	Line 75...
`//RMON_CTRL`	`//RMON_CTRL`
`input Reg_apply_0 ;`	`input Reg_apply_0 ;`
`input[4:0] Reg_addr_0 ;`	`input[4:0] Reg_addr_0 ;`
`input[15:0] Reg_data_0 ;`	`input[15:0] Reg_data_0 ;`
`output Reg_next_0 ;`	`output Reg_next_0 ;`

`input Reg_apply_1 ;`	`input Reg_apply_1 ;`
`input[4:0] Reg_addr_1 ;`	`input[4:0] Reg_addr_1 ;`
`input[15:0] Reg_data_1 ;`	`input[15:0] Reg_data_1 ;`
`output Reg_next_1 ;`	`output Reg_next_1 ;`


`//dual-port ram`	`//dual-port ram`
`//port-a for Rmon`	`//port-a for Rmon`
`output[5:0] Addra ;`	`output[5:0] Addra ;`
`output[31:0] Dina ;`	`output[31:0] Dina ;`
`input[31:0] Douta ;`	`input[31:0] Douta ;`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.