OpenCores
URL https://opencores.org/ocsvn/ethernet_tri_mode/ethernet_tri_mode/trunk

Subversion Repositories ethernet_tri_mode

[/] [ethernet_tri_mode/] [trunk/] [rtl/] [verilog/] [RMON.v] - Diff between revs 7 and 19

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 7 Rev 19
Line 37... Line 37...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//                                                                    
//                                                                    
// CVS Revision History                                               
// CVS Revision History                                               
//                                                                    
//                                                                    
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.3  2006/01/19 14:07:53  maverickist
 
// verification is complete.
 
//
// Revision 1.2  2005/12/16 06:44:16  Administrator
// Revision 1.2  2005/12/16 06:44:16  Administrator
// replaced tab with space.
// replaced tab with space.
// passed 9.6k length frame test.
// passed 9.6k length frame test.
//
//
// Revision 1.1.1.1  2005/12/13 01:51:44  Administrator
// Revision 1.1.1.1  2005/12/13 01:51:44  Administrator
Line 166... Line 169...
.Reset                  (Reset                      ),
.Reset                  (Reset                      ),
.Clk                    (Clk                        ),
.Clk                    (Clk                        ),
//port-a for Rmon       (//port-a for Rmon          ),
//port-a for Rmon       (//port-a for Rmon          ),
.Addra                  (Addra                      ),
.Addra                  (Addra                      ),
.Dina                   (Dina                       ),
.Dina                   (Dina                       ),
.Douta                  (Douta                      ),
.Douta                  (                           ),
.Wea                    (Wea                        ),
.Wea                    (Wea                        ),
//port-b for CPU        (//port-b for CPU           ),
//port-b for CPU        (//port-b for CPU           ),
.Addrb                  (RxAddrb                    ),
.Addrb                  (Addra                      ),
.Doutb                  (RxDoutb                    ));
.Doutb                  (Douta                      ));
 
 
endmodule
endmodule
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.