OpenCores
URL https://opencores.org/ocsvn/ethernet_tri_mode/ethernet_tri_mode/trunk

Subversion Repositories ethernet_tri_mode

[/] [ethernet_tri_mode/] [trunk/] [rtl/] [verilog/] [eth_miim.v] - Diff between revs 7 and 28

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 7 Rev 28
Line 39... Line 39...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.3  2006/01/19 14:07:53  maverickist
 
// verification is complete.
 
//
// Revision 1.1.1.1  2005/12/13 01:51:44  Administrator
// Revision 1.1.1.1  2005/12/13 01:51:44  Administrator
// no message
// no message
//
//
// Revision 1.4  2005/08/16 12:07:57  Administrator
// Revision 1.4  2005/08/16 12:07:57  Administrator
// no message
// no message
Line 105... Line 108...
  Rgad,
  Rgad,
  Fiad,
  Fiad,
  WCtrlData,
  WCtrlData,
  RStat,
  RStat,
  ScanStat,
  ScanStat,
  Mdio,
  Mdo,
 
  MdoEn,
 
  Mdi,
  Mdc,
  Mdc,
  Busy,
  Busy,
  Prsd,
  Prsd,
  LinkFail,
  LinkFail,
  Nvalid,
  Nvalid,
Line 128... Line 133...
input   [4:0] Fiad;               // PHY Address
input   [4:0] Fiad;               // PHY Address
input         NoPre;              // No Preamble (no 32-bit preamble)
input         NoPre;              // No Preamble (no 32-bit preamble)
input         WCtrlData;          // Write Control Data operation
input         WCtrlData;          // Write Control Data operation
input         RStat;              // Read Status operation
input         RStat;              // Read Status operation
input         ScanStat;           // Scan Status operation
input         ScanStat;           // Scan Status operation
inout         Mdio;                // MII Management Data In
output        Mdo;                // MII Management Data Output
 
output        MdoEn;              // MII Management Data Output Enable
 
input         Mdi;
 
 
output        Mdc;                // MII Management Data Clock
output        Mdc;                // MII Management Data Clock
 
 
output        Busy;               // Busy Signal
output        Busy;               // Busy Signal
output        LinkFail;           // Link Integrity Signal
output        LinkFail;           // Link Integrity Signal
Line 197... Line 204...
reg           LatchByte0_d;
reg           LatchByte0_d;
reg     [1:0] LatchByte;          // Latch Byte selects which part of Read Status Data is updated from the shift register
reg     [1:0] LatchByte;          // Latch Byte selects which part of Read Status Data is updated from the shift register
 
 
reg           UpdateMIIRX_DATAReg;// Updates MII RX_DATA register with read data
reg           UpdateMIIRX_DATAReg;// Updates MII RX_DATA register with read data
 
 
wire        Mdo;                // MII Management Data Output
 
wire        MdoEn;              // MII Management Data Output Enable
 
wire            Mdi;
 
 
 
assign  Mdi=Mdio;
 
assign  Mdio=MdoEn?Mdo:1'bz;
/*
 
assign  Mdi=Mdio;
 
assign  Mdio=MdoEn?Mdo:1'bz;
 
*/
 
 
 
 
 
 
// Generation of the EndBusy signal. It is used for ending the MII Management operation.
// Generation of the EndBusy signal. It is used for ending the MII Management operation.
always @ (posedge Clk or posedge Reset)
always @ (posedge Clk or posedge Reset)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.