OpenCores
URL https://opencores.org/ocsvn/ethernet_tri_mode/ethernet_tri_mode/trunk

Subversion Repositories ethernet_tri_mode

[/] [ethernet_tri_mode/] [trunk/] [syn/] [syn_xilinx.prj] - Diff between revs 20 and 28

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 20 Rev 28
Line 1... Line 1...
#-- Synplicity, Inc.
#-- Synplicity, Inc.
#-- Version Synplify Pro 8.1
#-- Version Synplify Pro 8.1
#-- Project file D:\root\home\ethernet_tri_mode\syn\syn_xilinx.prj
#-- Project file D:\root\home\jon\ethernet_tri_mode\syn\syn_xilinx.prj
#-- Written on Sun Jun 25 09:43:29 2006
#-- Written on Mon Aug 04 17:11:28 2008
 
 
 
 
#add_file options
#add_file options
add_file -verilog "../rtl/verilog/header.v"
add_file -verilog "../rtl/verilog/header.v"
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_FF.v"
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_FF.v"
Line 31... Line 31...
add_file -verilog "../rtl/verilog/TECH/xilinx/CLK_SWITCH.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/CLK_SWITCH.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/CLK_DIV2.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/CLK_DIV2.v"
add_file -verilog "../rtl/verilog/eth_miim.v"
add_file -verilog "../rtl/verilog/eth_miim.v"
add_file -verilog "../rtl/verilog/Clk_ctrl.v"
add_file -verilog "../rtl/verilog/Clk_ctrl.v"
add_file -verilog "../rtl/verilog/Phy_int.v"
add_file -verilog "../rtl/verilog/Phy_int.v"
 
add_file -verilog "../rtl/verilog/afifo.v"
add_file -verilog "../rtl/verilog/Reg_int.v"
add_file -verilog "../rtl/verilog/Reg_int.v"
add_file -verilog "../rtl/verilog/MAC_top.v"
add_file -verilog "../rtl/verilog/MAC_top.v"
 
 
 
 
#implementation: "syn"
#implementation: "syn"
Line 55... Line 56...
 
 
#map options
#map options
set_option -frequency auto
set_option -frequency auto
set_option -run_prop_extract 0
set_option -run_prop_extract 0
set_option -fanout_limit 10000
set_option -fanout_limit 10000
set_option -disable_io_insertion 0
set_option -disable_io_insertion 1
set_option -pipe 1
set_option -pipe 1
set_option -update_models_cp 0
set_option -update_models_cp 0
set_option -verification_mode 0
set_option -verification_mode 0
set_option -fixgatedclocks 0
set_option -fixgatedclocks 0
set_option -modular 0
set_option -modular 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.