OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [rtl/] [verilog/] [eth_top.v] - Diff between revs 276 and 301

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 276 Rev 301
Line 39... Line 39...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.46  2003/01/30 13:30:22  tadejm
 
// Defer indication changed.
 
//
// Revision 1.45  2003/01/22 13:49:26  tadejm
// Revision 1.45  2003/01/22 13:49:26  tadejm
// When control packets were received, they were ignored in some cases.
// When control packets were received, they were ignored in some cases.
//
//
// Revision 1.44  2003/01/21 12:09:40  mohor
// Revision 1.44  2003/01/21 12:09:40  mohor
// When receiving normal data frame and RxFlow control was switched on, RXB
// When receiving normal data frame and RxFlow control was switched on, RXB
Line 569... Line 572...
reg CarrierSense_Tx2;
reg CarrierSense_Tx2;
reg Collision_Tx1;
reg Collision_Tx1;
reg Collision_Tx2;
reg Collision_Tx2;
 
 
reg RxEnSync;                 // Synchronized Receive Enable
reg RxEnSync;                 // Synchronized Receive Enable
reg CarrierSense_Rx1;
//reg CarrierSense_Rx1;
reg RxCarrierSense;           // Synchronized CarrierSense (to Rx clock)
//reg RxCarrierSense;           // Synchronized CarrierSense (to Rx clock)
reg WillTransmit_q;
reg WillTransmit_q;
reg WillTransmit_q2;
reg WillTransmit_q2;
 
 
 
 
 
 
Line 682... Line 685...
assign Collision = ~r_FullD & Collision_Tx2;
assign Collision = ~r_FullD & Collision_Tx2;
 
 
 
 
 
 
// Carrier sense is synchronized to receive clock.
// Carrier sense is synchronized to receive clock.
always @ (posedge mrx_clk_pad_i or posedge wb_rst_i)
//always @ (posedge mrx_clk_pad_i or posedge wb_rst_i)
begin
//begin
  if(wb_rst_i)
//  if(wb_rst_i)
    begin
//    begin
      CarrierSense_Rx1 <= #Tp 1'h0;
//      CarrierSense_Rx1 <= #Tp 1'h0;
      RxCarrierSense <= #Tp 1'h0;
//      RxCarrierSense <= #Tp 1'h0;
    end
//    end
  else
//  else
    begin
//    begin
      CarrierSense_Rx1 <= #Tp mcrs_pad_i;
//      CarrierSense_Rx1 <= #Tp mcrs_pad_i;
      RxCarrierSense <= #Tp CarrierSense_Rx1;
//      RxCarrierSense <= #Tp CarrierSense_Rx1;
    end
//    end
end
//end
 
 
 
 
// Delayed WillTransmit
// Delayed WillTransmit
always @ (posedge mrx_clk_pad_i)
always @ (posedge mrx_clk_pad_i)
begin
begin
Line 715... Line 718...
always @ (posedge mrx_clk_pad_i or posedge wb_rst_i)
always @ (posedge mrx_clk_pad_i or posedge wb_rst_i)
begin
begin
  if(wb_rst_i)
  if(wb_rst_i)
    RxEnSync <= #Tp 1'b0;
    RxEnSync <= #Tp 1'b0;
  else
  else
  if(~RxCarrierSense | RxCarrierSense & Transmitting)
  //if(~RxCarrierSense | RxCarrierSense & Transmitting)
 
  if(~mrxdv_pad_i)
    RxEnSync <= #Tp r_RxEn;
    RxEnSync <= #Tp r_RxEn;
end
end
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.