URL
https://opencores.org/ocsvn/ethmac/ethmac/trunk
[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_eth_defines.v] - Diff between revs 92 and 107
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 92 |
Rev 107 |
Line 39... |
Line 39... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.1 2002/03/19 12:53:54 mohor
|
|
// Some defines that are used in testbench only were moved to tb_eth_defines.v
|
|
// file.
|
|
//
|
//
|
//
|
//
|
//
|
//
|
//
|
|
|
|
|
//`define EXTERNAL_DMA // Using DMA
|
//`define EXTERNAL_DMA // Using DMA
|
|
|
`define MULTICAST_XFR 0
|
`define MULTICAST_XFR 0
|
`define UNICAST_XFR 1
|
`define UNICAST_XFR 1
|
`define BROADCAST_XFR 2
|
`define BROADCAST_XFR 2
|
|
`define UNICAST_WRONG_XFR 3
|
|
|
`define MEMORY_BASE 32'h0
|
`define MEMORY_BASE 32'h0
|
|
`define TX_BUF_BASE `MEMORY_BASE
|
`define RX_BUF_BASE `MEMORY_BASE + 32'h8000
|
`define RX_BUF_BASE `MEMORY_BASE + 32'h8000
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.