URL
https://opencores.org/ocsvn/ethmac/ethmac/trunk
[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_ethernet_with_cop.v] - Diff between revs 299 and 302
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 299 |
Rev 302 |
Line 39... |
Line 39... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.4 2003/08/20 12:12:07 mohor
|
|
// Artisan RAMs added.
|
|
//
|
// Revision 1.3 2002/10/18 17:03:34 tadejm
|
// Revision 1.3 2002/10/18 17:03:34 tadejm
|
// Changed BIST scan signals.
|
// Changed BIST scan signals.
|
//
|
//
|
// Revision 1.2 2002/10/11 13:29:28 mohor
|
// Revision 1.2 2002/10/11 13:29:28 mohor
|
// Bist signals added.
|
// Bist signals added.
|
Line 192... |
Line 195... |
.int_o()
|
.int_o()
|
|
|
// Bist
|
// Bist
|
`ifdef ETH_BIST
|
`ifdef ETH_BIST
|
,
|
,
|
.scanb_rst (1'b1),
|
.mbist_si_i (1'b0),
|
.scanb_clk (1'b0),
|
.mbist_so_o (),
|
.scanb_si (1'b0),
|
.mbist_ctrl_i (3'b001) // {enable, clock, reset}
|
.scanb_so (),
|
|
.scanb_en (1'b0)
|
|
`endif
|
`endif
|
|
|
);
|
);
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.