| Line 39... |
Line 39... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.3 2001/10/18 12:07:11 mohor
|
|
// Status signals changed, Adress decoding changed, interrupt controller
|
|
// added.
|
|
//
|
// Revision 1.2 2001/09/24 15:02:56 mohor
|
// Revision 1.2 2001/09/24 15:02:56 mohor
|
// Defines changed (All precede with ETH_). Small changes because some
|
// Defines changed (All precede with ETH_). Small changes because some
|
// tools generate warnings when two operands are together. Synchronization
|
// tools generate warnings when two operands are together. Synchronization
|
// between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
|
// between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
|
// demands).
|
// demands).
|
| Line 68... |
Line 72... |
//
|
//
|
//
|
//
|
//
|
//
|
|
|
`include "eth_defines.v"
|
`include "eth_defines.v"
|
`include "eth_timescale.v"
|
`include "timescale.v"
|
|
|
|
|
module eth_registers( DataIn, Address, Rw, Cs, Clk, Reset, DataOut, r_DmaEn,
|
module eth_registers( DataIn, Address, Rw, Cs, Clk, Reset, DataOut, r_DmaEn,
|
r_RecSmall, r_Pad, r_HugEn, r_CrcEn, r_DlyCrcEn,
|
r_RecSmall, r_Pad, r_HugEn, r_CrcEn, r_DlyCrcEn,
|
r_Rst, r_FullD, r_ExDfrEn, r_NoBckof, r_LoopBck, r_IFG,
|
r_Rst, r_FullD, r_ExDfrEn, r_NoBckof, r_LoopBck, r_IFG,
|
