Line 39... |
Line 39... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.22 2002/11/14 18:37:20 mohor
|
|
// r_Rst signal does not reset any module any more and is removed from the design.
|
|
//
|
// Revision 1.21 2002/09/10 10:35:23 mohor
|
// Revision 1.21 2002/09/10 10:35:23 mohor
|
// Ethernet debug registers removed.
|
// Ethernet debug registers removed.
|
//
|
//
|
// Revision 1.20 2002/09/04 18:40:25 mohor
|
// Revision 1.20 2002/09/04 18:40:25 mohor
|
// ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
|
// ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
|
Line 143... |
Line 146... |
r_FullD, r_ExDfrEn, r_NoBckof, r_LoopBck, r_IFG,
|
r_FullD, r_ExDfrEn, r_NoBckof, r_LoopBck, r_IFG,
|
r_Pro, r_Iam, r_Bro, r_NoPre, r_TxEn, r_RxEn,
|
r_Pro, r_Iam, r_Bro, r_NoPre, r_TxEn, r_RxEn,
|
TxB_IRQ, TxE_IRQ, RxB_IRQ, RxE_IRQ, Busy_IRQ,
|
TxB_IRQ, TxE_IRQ, RxB_IRQ, RxE_IRQ, Busy_IRQ,
|
r_IPGT, r_IPGR1, r_IPGR2, r_MinFL, r_MaxFL, r_MaxRet,
|
r_IPGT, r_IPGR1, r_IPGR2, r_MinFL, r_MaxFL, r_MaxRet,
|
r_CollValid, r_TxFlow, r_RxFlow, r_PassAll,
|
r_CollValid, r_TxFlow, r_RxFlow, r_PassAll,
|
r_MiiMRst, r_MiiNoPre, r_ClkDiv, r_WCtrlData, r_RStat, r_ScanStat,
|
r_MiiNoPre, r_ClkDiv, r_WCtrlData, r_RStat, r_ScanStat,
|
r_RGAD, r_FIAD, r_CtrlData, NValid_stat, Busy_stat,
|
r_RGAD, r_FIAD, r_CtrlData, NValid_stat, Busy_stat,
|
LinkFail, r_MAC, WCtrlDataStart, RStatStart,
|
LinkFail, r_MAC, WCtrlDataStart, RStatStart,
|
UpdateMIIRX_DATAReg, Prsd, r_TxBDNum, TX_BD_NUM_Wr, int_o,
|
UpdateMIIRX_DATAReg, Prsd, r_TxBDNum, TX_BD_NUM_Wr, int_o,
|
r_HASH0, r_HASH1, r_TxPauseTV, r_TxPauseRq, RstTxPauseRq, TxCtrlEndFrm,
|
r_HASH0, r_HASH1, r_TxPauseTV, r_TxPauseRq, RstTxPauseRq, TxCtrlEndFrm,
|
StartTxDone, TxClk, RxClk, ReceivedPauseFrm
|
StartTxDone, TxClk, RxClk, ReceivedPauseFrm
|
Line 211... |
Line 214... |
|
|
output r_TxFlow;
|
output r_TxFlow;
|
output r_RxFlow;
|
output r_RxFlow;
|
output r_PassAll;
|
output r_PassAll;
|
|
|
output r_MiiMRst;
|
|
output r_MiiNoPre;
|
output r_MiiNoPre;
|
output [7:0] r_ClkDiv;
|
output [7:0] r_ClkDiv;
|
|
|
output r_WCtrlData;
|
output r_WCtrlData;
|
output r_RStat;
|
output r_RStat;
|
Line 680... |
Line 682... |
|
|
assign r_TxFlow = CTRLMODEROut[2];
|
assign r_TxFlow = CTRLMODEROut[2];
|
assign r_RxFlow = CTRLMODEROut[1];
|
assign r_RxFlow = CTRLMODEROut[1];
|
assign r_PassAll = CTRLMODEROut[0];
|
assign r_PassAll = CTRLMODEROut[0];
|
|
|
assign r_MiiMRst = MIIMODEROut[9];
|
|
assign r_MiiNoPre = MIIMODEROut[8];
|
assign r_MiiNoPre = MIIMODEROut[8];
|
assign r_ClkDiv[7:0] = MIIMODEROut[7:0];
|
assign r_ClkDiv[7:0] = MIIMODEROut[7:0];
|
|
|
assign r_WCtrlData = MIICOMMANDOut[2];
|
assign r_WCtrlData = MIICOMMANDOut[2];
|
assign r_RStat = MIICOMMANDOut[1];
|
assign r_RStat = MIICOMMANDOut[1];
|