URL
https://opencores.org/ocsvn/ethmac/ethmac/trunk
[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_rxethmac.v] - Diff between revs 58 and 62
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 58 |
Rev 62 |
| Line 41... |
Line 41... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.6 2002/02/15 11:17:48 mohor
|
|
// File format changed.
|
|
//
|
// Revision 1.5 2002/02/14 20:48:43 billditt
|
// Revision 1.5 2002/02/14 20:48:43 billditt
|
// Addition of new module eth_addrcheck.v
|
// Addition of new module eth_addrcheck.v
|
//
|
//
|
// Revision 1.4 2002/01/23 10:28:16 mohor
|
// Revision 1.4 2002/01/23 10:28:16 mohor
|
// Link in the header changed.
|
// Link in the header changed.
|
| Line 158... |
Line 161... |
wire GenerateRxValid;
|
wire GenerateRxValid;
|
wire GenerateRxStartFrm;
|
wire GenerateRxStartFrm;
|
wire GenerateRxEndFrm;
|
wire GenerateRxEndFrm;
|
wire DribbleRxEndFrm;
|
wire DribbleRxEndFrm;
|
wire [3:0] DlyCrcCnt;
|
wire [3:0] DlyCrcCnt;
|
wire RxAbort;
|
|
|
|
|
|
assign MRxDEqD = MRxD == 4'hd;
|
assign MRxDEqD = MRxD == 4'hd;
|
assign MRxDEq5 = MRxD == 4'h5;
|
assign MRxDEq5 = MRxD == 4'h5;
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.