| Line 39... |
Line 39... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.18 2002/02/16 13:06:33 mohor
|
|
// EXTERNAL_DMA used instead of WISHBONE_DMA.
|
|
//
|
// Revision 1.17 2002/02/16 07:15:27 mohor
|
// Revision 1.17 2002/02/16 07:15:27 mohor
|
// Testbench fixed, code simplified, unused signals removed.
|
// Testbench fixed, code simplified, unused signals removed.
|
//
|
//
|
// Revision 1.16 2002/02/15 13:49:39 mohor
|
// Revision 1.16 2002/02/15 13:49:39 mohor
|
// RxAbort is connected differently.
|
// RxAbort is connected differently.
|
| Line 262... |
Line 265... |
|
|
|
|
|
|
wire RegCs; // Connected to registers
|
wire RegCs; // Connected to registers
|
wire [31:0] RegDataOut; // Multiplexed to wb_dat_o
|
wire [31:0] RegDataOut; // Multiplexed to wb_dat_o
|
wire r_DmaEn; // DMA enable
|
|
wire r_RecSmall; // Receive small frames
|
wire r_RecSmall; // Receive small frames
|
wire r_Rst; // Reset
|
wire r_Rst; // Reset
|
wire r_LoopBck; // Loopback
|
wire r_LoopBck; // Loopback
|
wire r_TxEn; // Tx Enable
|
wire r_TxEn; // Tx Enable
|
wire r_RxEn; // Rx Enable
|
wire r_RxEn; // Rx Enable
|
| Line 329... |
Line 331... |
// Connecting Ethernet registers
|
// Connecting Ethernet registers
|
eth_registers ethreg1
|
eth_registers ethreg1
|
(
|
(
|
.DataIn(wb_dat_i), .Address(wb_adr_i[9:2]), .Rw(wb_we_i),
|
.DataIn(wb_dat_i), .Address(wb_adr_i[9:2]), .Rw(wb_we_i),
|
.Cs(RegCs), .Clk(wb_clk_i), .Reset(wb_rst_i),
|
.Cs(RegCs), .Clk(wb_clk_i), .Reset(wb_rst_i),
|
.DataOut(RegDataOut), .r_DmaEn(r_DmaEn), .r_RecSmall(r_RecSmall),
|
.DataOut(RegDataOut), .r_RecSmall(r_RecSmall),
|
.r_Pad(r_Pad), .r_HugEn(r_HugEn), .r_CrcEn(r_CrcEn),
|
.r_Pad(r_Pad), .r_HugEn(r_HugEn), .r_CrcEn(r_CrcEn),
|
.r_DlyCrcEn(r_DlyCrcEn), .r_Rst(r_Rst), .r_FullD(r_FullD),
|
.r_DlyCrcEn(r_DlyCrcEn), .r_Rst(r_Rst), .r_FullD(r_FullD),
|
.r_ExDfrEn(r_ExDfrEn), .r_NoBckof(r_NoBckof), .r_LoopBck(r_LoopBck),
|
.r_ExDfrEn(r_ExDfrEn), .r_NoBckof(r_NoBckof), .r_LoopBck(r_LoopBck),
|
.r_IFG(r_IFG), .r_Pro(r_Pro), .r_Iam(),
|
.r_IFG(r_IFG), .r_Pro(r_Pro), .r_Iam(),
|
.r_Bro(r_Bro), .r_NoPre(r_NoPre), .r_TxEn(r_TxEn),
|
.r_Bro(r_Bro), .r_NoPre(r_NoPre), .r_TxEn(r_TxEn),
|
| Line 605... |
Line 607... |
.PerPacketCrcEn(PerPacketCrcEn), .PerPacketPad(PerPacketPad), .WillSendControlFrame(WillSendControlFrame),
|
.PerPacketCrcEn(PerPacketCrcEn), .PerPacketPad(PerPacketPad), .WillSendControlFrame(WillSendControlFrame),
|
.TxCtrlEndFrm(TxCtrlEndFrm),
|
.TxCtrlEndFrm(TxCtrlEndFrm),
|
|
|
// Register
|
// Register
|
.r_TxEn(r_TxEn), .r_RxEn(r_RxEn), .r_TxBDNum(r_TxBDNum),
|
.r_TxEn(r_TxEn), .r_RxEn(r_RxEn), .r_TxBDNum(r_TxBDNum),
|
.r_DmaEn(r_DmaEn), .TX_BD_NUM_Wr(TX_BD_NUM_Wr), .r_RecSmall(r_RecSmall),
|
.r_DmaEn(1'b1), .TX_BD_NUM_Wr(TX_BD_NUM_Wr), .r_RecSmall(r_RecSmall),
|
|
|
//RX
|
//RX
|
.MRxClk(mrx_clk_pad_i), .RxData(RxData), .RxValid(RxValid),
|
.MRxClk(mrx_clk_pad_i), .RxData(RxData), .RxValid(RxValid),
|
.RxStartFrm(RxStartFrm), .RxEndFrm(RxEndFrm),
|
.RxStartFrm(RxStartFrm), .RxEndFrm(RxEndFrm),
|
.Busy_IRQ(Busy_IRQ), .RxF_IRQ(RxF_IRQ), .RxB_IRQ(RxB_IRQ),
|
.Busy_IRQ(Busy_IRQ), .RxF_IRQ(RxF_IRQ), .RxB_IRQ(RxB_IRQ),
|
