OpenCores
URL https://opencores.org/ocsvn/ethmac10g/ethmac10g/trunk

Subversion Repositories ethmac10g

[/] [ethmac10g/] [trunk/] [rtl/] [verilog/] [rx_engine/] [rxStateMachine.v] - Diff between revs 39 and 70

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 39 Rev 70
Line 1... Line 1...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                                                                                                                                    ////
////                                                                                                                                                                    ////
//// MODULE NAME: rxNumCounter                                                                                          ////
//// MODULE NAME: rxStateMachine                                  ////
////                                                                                                                                                                    ////
////                                                                                                                                                                    ////
//// DESCRIPTION: To count bytes have been received.              ////
//// DESCRIPTION: State Machine of Receive Engine.                ////
////                                                              ////
////                                                              ////
////                                                                                                                                                                    ////
////                                                                                                                                                                    ////
//// This file is part of the 10 Gigabit Ethernet IP core project ////
//// This file is part of the 10 Gigabit Ethernet IP core project ////
////  http://www.opencores.org/projects/ethmac10g/                                              ////
////  http://www.opencores.org/projects/ethmac10g/                                              ////
////                                                                                                                                                                    ////
////                                                                                                                                                                    ////
Line 39... Line 39...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS REVISION HISTORY:
// CVS REVISION HISTORY:
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.1.1.1  2006/05/31 05:59:43  Zheng Cao
 
// first version
 
//
// Revision 1.1  2005/12/25 16:43:10  Zheng Cao
// Revision 1.1  2005/12/25 16:43:10  Zheng Cao
// 
// 
// 
// 
//
//
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.