OpenCores

URL https://opencores.org/ocsvn/fir_wishbone/fir_wishbone/trunk

Subversion Repositories fir_wishbone

[/] [fir_wishbone/] [trunk/] [workspaces/] [synthesis/] [quartus/] [fir.qsf] - Diff between revs 6 and 8

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 6	Rev 8
Line 43...	Line 43...
`set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:57:28 MARCH 05, 2014"`	`set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:57:28 MARCH 05, 2014"`
`set_global_assignment -name LAST_QUARTUS_VERSION 12.1`	`set_global_assignment -name LAST_QUARTUS_VERSION 12.1`
`set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files`	`set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files`
`set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"`	`set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"`
`set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation`	`set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation`
`set_global_assignment -name VHDL_FILE "../../../design/quartus-synthesis/fir.vhdl"`
`set_global_assignment -name VHDL_FILE "../../../design/quartus-synthesis/tb_fir.vhdl"`
`set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top`	`set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top`
`set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top`	`set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top`
`set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top`	`set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top`
`set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008`	`set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008`
`set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF`	`set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF`
	`set_global_assignment -name VHDL_FILE "../../../design/quartus-synthesis/fir.vhdl"`
	`set_global_assignment -name VHDL_FILE "../../../design/quartus-synthesis/tb_fir.vhdl"`
	`set_global_assignment -name VHDL_FILE ../../../tester/stp.vhd`
`set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top`	`set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top`
`No newline at end of file`	`No newline at end of file`

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.