URL
https://opencores.org/ocsvn/fpga-cf/fpga-cf/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 8 |
| Line 18... |
Line 18... |
out_sof, // Output Start of Frame
|
out_sof, // Output Start of Frame
|
out_eof, // Output End of Frame
|
out_eof, // Output End of Frame
|
out_src_rdy, // Output Source Ready
|
out_src_rdy, // Output Source Ready
|
in_dst_rdy, // Input Destination Ready
|
in_dst_rdy, // Input Destination Ready
|
|
|
usr_clk_out // User clock out
|
usr_clk_out, // User clock out
|
|
usr_rst_out // User reset signal
|
);
|
);
|
|
|
// Port mode declarations:
|
// Port mode declarations:
|
// Inputs:
|
// Inputs:
|
input clk;
|
input clk;
|
| Line 40... |
Line 41... |
output out_sof;
|
output out_sof;
|
output out_eof;
|
output out_eof;
|
output out_src_rdy;
|
output out_src_rdy;
|
output in_dst_rdy;
|
output in_dst_rdy;
|
output usr_clk_out;
|
output usr_clk_out;
|
|
output usr_rst_out;
|
|
|
// Control Register Masks
|
// Control Register Masks
|
`define START 1
|
`define START 1
|
`define FREERUN 2
|
`define FREERUN 2
|
reg [7:0] control_reg;
|
reg [7:0] control_reg;
|
| Line 54... |
Line 56... |
assign in_dst_rdy = 1;
|
assign in_dst_rdy = 1;
|
assign out_data = 0;
|
assign out_data = 0;
|
assign out_sof = 0;
|
assign out_sof = 0;
|
assign out_eof = 0;
|
assign out_eof = 0;
|
assign out_src_rdy = 0;
|
assign out_src_rdy = 0;
|
|
assign usr_rst_out = control_reg[2];
|
|
|
always @(posedge clk or posedge rst)
|
always @(posedge clk or posedge rst)
|
begin
|
begin
|
if (rst)
|
if (rst)
|
begin
|
begin
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.