OpenCores
URL https://opencores.org/ocsvn/fpga-cf/fpga-cf/trunk

Subversion Repositories fpga-cf

[/] [fpga-cf/] [trunk/] [tools/] [ChannelInterfaceGenerator/] [chifgen.py] - Diff between revs 2 and 8

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 8
Line 142... Line 142...
//                                          Passthroughs
//                                          Passthroughs
//-------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------
''')
''')
for channel in range(1, numChannels+1): f.write('''
for channel in range(1, numChannels+1): f.write('''
assign ch{0:d}_in_dst_rdy = out_dst_rdy;
assign ch{0:d}_in_dst_rdy = out_dst_rdy & ch{0:d}_ren;
assign ch{0:d}_out_src_rdy = in_src_rdy;
assign ch{0:d}_out_src_rdy = in_src_rdy & ch{0:d}_wen;
assign ch{0:d}_out_sof = in_sof;
assign ch{0:d}_out_sof = in_sof;
assign ch{0:d}_out_eof = in_eof;
assign ch{0:d}_out_eof = in_eof;
assign ch{0:d}_out_data = in_data;
assign ch{0:d}_out_data = in_data;
assign ch{0:d}_wen = wenables_i[{0:d}];
assign ch{0:d}_wen = wenables_i[{0:d}];
assign ch{0:d}_ren = renables_i[{0:d}];
assign ch{0:d}_ren = renables_i[{0:d}];

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.