URL
https://opencores.org/ocsvn/fpu/fpu/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 5 |
Rev 8 |
| Line 7... |
Line 7... |
1b) The QNAN output is asserted whenever the OUTPUT of
|
1b) The QNAN output is asserted whenever the OUTPUT of
|
the FPU is NAN (always a quiet NAN).
|
the FPU is NAN (always a quiet NAN).
|
|
|
|
|
|
|
|
FPU
|
|
===
|
The FPU consists of the following files:
|
The FPU consists of the following files:
|
|
|
verilog/fpu.v
|
verilog/fpu.v
|
verilog/pre_norm.v
|
verilog/pre_norm.v
|
verilog/primitives.v
|
verilog/primitives.v
|
| Line 22... |
Line 23... |
(fpu.v is the top level)
|
(fpu.v is the top level)
|
|
|
The testbench is in: test_bench/test_top.v
|
The testbench is in: test_bench/test_top.v
|
|
|
To simulate the FPU using the included test bench
|
To simulate the FPU using the included test bench
|
us a comand like:
|
use a comand like:
|
|
|
verilog test_bench/test_top.v \
|
verilog test_bench/test_top.v \
|
verilog/fpu.v \
|
verilog/fpu.v \
|
verilog/pre_norm.v \
|
verilog/pre_norm.v \
|
verilog/primitives.v \
|
verilog/primitives.v \
|
verilog/post_norm.v \
|
verilog/post_norm.v \
|
verilog/except.v \
|
verilog/except.v \
|
verilog/pre_norm_fmul.v
|
verilog/pre_norm_fmul.v
|
|
|
|
|
|
|
|
FCMP
|
|
====
|
|
The FP compare consists of
|
|
fcmp/verilog/fcmp.v
|
|
|
|
The testbench for FP compare is in: fcmp/test_bench/test_top.v
|
|
|
|
To simulate the FP compare using the included test bench
|
|
use a comand like:
|
|
|
|
verilog fcmp/test_bench/test_top.v \
|
|
fcmp/verilog/fcmp.v
|
|
|
|
|
|
|
|
MISC
|
|
====
|
Do not change the directory structure, the testbench
|
Do not change the directory structure, the testbench
|
depends on it !
|
depends on it !
|
|
|
Please also read the README file in the test_vectors
|
Please also read the README file in the test_vectors
|
directory.
|
directory.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.