OpenCores
URL https://opencores.org/ocsvn/fpuvhdl/fpuvhdl/trunk

Subversion Repositories fpuvhdl

[/] [fpuvhdl/] [trunk/] [fpuvhdl/] [adder/] [fpadd_stage1_struct.vhd] - Diff between revs 3 and 4

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 1... Line 1... 
-- VHDL Entity HAVOC.FPadd_stage1.interface
 
-- VHDL Entity work.FPadd_stage1.interface
 
--
 
--
 
-- Created by
 
-- Created by
 
-- Guillermo Marcus, gmarcus@ieee.org
 
-- Guillermo Marcus, gmarcus@ieee.org
 
-- using Mentor Graphics FPGA Advantage tools.
 
-- using Mentor Graphics FPGA Advantage tools.
 
--
 
--
Line 39... Line 39... 
-- Declarations
 
-- Declarations
 
 
 
 
 
END FPadd_stage1 ;
 
END FPadd_stage1 ;
 
 
 
 
 
--
 
--
 
-- VHDL Architecture HAVOC.FPadd_stage1.struct
 
-- VHDL Architecture work.FPadd_stage1.struct
 
--
 
--
 
-- Created by
 
-- Created by
 
-- Guillermo Marcus, gmarcus@ieee.org
 
-- Guillermo Marcus, gmarcus@ieee.org
 
-- using Mentor Graphics FPGA Advantage tools.
 
-- using Mentor Graphics FPGA Advantage tools.
 
--
 
--
Line 55... Line 55... 
 
 
 
 
LIBRARY ieee;
 
LIBRARY ieee;
 
USE ieee.std_logic_1164.all;
 
USE ieee.std_logic_1164.all;
 
USE ieee.std_logic_arith.all;
 
USE ieee.std_logic_arith.all;
 
 
 
 
 
LIBRARY HAVOC;
 
 
 
 
 
 
 
ARCHITECTURE struct OF FPadd_stage1 IS
 
ARCHITECTURE struct OF FPadd_stage1 IS
 
 
 
 
 
   -- Architecture declarations
 
   -- Architecture declarations
 
 
 
 
 
   -- Internal signal declarations
 
   -- Internal signal declarations
Line 101... Line 99... 
   );
 
   );
 
   END COMPONENT;
 
   END COMPONENT;
 
 
 
 
 
   -- Optional embedded configurations
 
   -- Optional embedded configurations
 
   -- pragma synthesis_off
 
   -- pragma synthesis_off
 
   FOR ALL : UnpackFP USE ENTITY HAVOC.UnpackFP;
 
   FOR ALL : UnpackFP USE ENTITY work.UnpackFP;
 
   -- pragma synthesis_on
 
   -- pragma synthesis_on
 
 
 
 
 
 
 
 
 
BEGIN
 
BEGIN
 
   -- Architecture concurrent statements
 
   -- Architecture concurrent statements

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.