OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [positVerilog/] [positCntlz.sv] - Diff between revs 36 and 42

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 36 Rev 42
Line 24... Line 24...
// ============================================================================
// ============================================================================
//
//
module positCntlz(i, o);
module positCntlz(i, o);
parameter PSTWID = `PSTWID;
parameter PSTWID = `PSTWID;
input [PSTWID-2:0] i;
input [PSTWID-2:0] i;
output [$clog2(PSTWID-2):0] o;
output [$clog2(PSTWID-1)-1:0] o;
 
 
generate begin : gClz
generate begin : gClz
  case(PSTWID)
  if (PSTWID <= 8)
  16: cntlz16 u1 (.i({i,1'b1}), .o(o));
    cntlz8 u1 (.i({i,{9-PSTWID{1'b1}}}), .o(o));
  20: cntlz24 u1 (.i({i,1'b1,4'hF}), .o(o));
  else if (PSTWID <= 16)
  32: cntlz32 u1 (.i({i,1'b1}), .o(o));
    cntlz16 u1 (.i({i,{17-PSTWID{1'b1}}}), .o(o));
  40: cntlz48 u1 (.i({i,1'b1,8'hFF}), .o(o));
  else if (PSTWID <= 24)
  52: cntlz64 u1 (.i({i,1'b1,12'hFFF}), .o(o));
    cntlz24 u1 (.i({i,{25-PSTWID{1'b1}}}), .o(o));
  64: cntlz64 u1 (.i({i,1'b1}), .o(o));
  else if (PSTWID <= 32)
  80: cntlz80 u1 (.i({i,1'b1}), .o(o));
    cntlz32 u1 (.i({i,{33-PSTWID{1'b1}}}), .o(o));
  default:  ;
  else if (PSTWID <= 48)
  endcase
    cntlz48 u1 (.i({i,{49-PSTWID{1'b1}}}), .o(o));
 
  else if (PSTWID <= 64)
 
    cntlz64 u1 (.i({i,{65-PSTWID{1'b1}}}), .o(o));
 
  else if (PSTWID <= 80)
 
    cntlz80 u1 (.i({i,{81-PSTWID{1'b1}}}), .o(o));
 
  else if (PSTWID <= 96)
 
    cntlz96 u1 (.i({i,{97-PSTWID{1'b1}}}), .o(o));
 
  else if (PSTWID <= 128)
 
    cntlz128 u1 (.i({i,{129-PSTWID{1'b1}}}), .o(o));
end
end
endgenerate
endgenerate
 
 
endmodule
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.