Line 49... |
Line 49... |
|
|
module DFPRound(clk, ce, rm, i, o);
|
module DFPRound(clk, ce, rm, i, o);
|
input clk;
|
input clk;
|
input ce;
|
input ce;
|
input [2:0] rm; // rounding mode
|
input [2:0] rm; // rounding mode
|
input [119:0] i; // intermediate format input
|
input [131:0] i; // intermediate format input
|
output [127:0] o; // rounded output
|
output [127:0] o; // rounded output
|
|
|
parameter ROUND_CEILING = 3'd0;
|
parameter ROUND_CEILING = 3'd0;
|
parameter ROUND_FLOOR = 3'd1;
|
parameter ROUND_FLOOR = 3'd1;
|
parameter ROUND_HALF_UP = 3'd2;
|
parameter ROUND_HALF_UP = 3'd2;
|
Line 62... |
Line 62... |
|
|
//------------------------------------------------------------
|
//------------------------------------------------------------
|
// variables
|
// variables
|
wire [3:0] so;
|
wire [3:0] so;
|
wire [15:0] xo;
|
wire [15:0] xo;
|
reg [95:0] mo;
|
reg [107:0] mo;
|
reg [15:0] xo1;
|
reg [15:0] xo1;
|
reg [95:0] mo1;
|
reg [107:0] mo1;
|
wire xInf = i[115:100]==16'h9999;
|
wire xInf = i[127:112]==16'h9999;
|
wire so0 = i[118];
|
wire so0 = i[130];
|
assign o = {12'hDF0,so,xo,mo};
|
assign o = {so,xo,mo};
|
|
|
wire [3:0] l = i[7:4];
|
wire [3:0] l = i[7:4];
|
wire [3:0] r = i[3:0];
|
wire [3:0] r = i[3:0];
|
|
|
reg rnd;
|
reg rnd;
|
Line 80... |
Line 80... |
// Clock #1
|
// Clock #1
|
// - determine round amount (add 1 or 0)
|
// - determine round amount (add 1 or 0)
|
//------------------------------------------------------------
|
//------------------------------------------------------------
|
|
|
always @`PIPE_ADV
|
always @`PIPE_ADV
|
if (ce) xo1 <= i[115:100];
|
if (ce) xo1 <= i[127:112];
|
always @`PIPE_ADV
|
always @`PIPE_ADV
|
if (ce) mo1 <= i[99:4];
|
if (ce) mo1 <= i[111:4];
|
|
|
// Compute the round bit
|
// Compute the round bit
|
// Infinities and NaNs are not rounded!
|
// Infinities and NaNs are not rounded!
|
always @`PIPE_ADV
|
always @`PIPE_ADV
|
if (ce)
|
if (ce)
|
Line 107... |
Line 107... |
// round the number, check for carry
|
// round the number, check for carry
|
// note: inf. exponent checked above (if the exponent was infinite already, then no rounding occurs as rnd = 0)
|
// note: inf. exponent checked above (if the exponent was infinite already, then no rounding occurs as rnd = 0)
|
// note: exponent increments if there is a carry (can only increment to infinity)
|
// note: exponent increments if there is a carry (can only increment to infinity)
|
//------------------------------------------------------------
|
//------------------------------------------------------------
|
|
|
wire [111:0] rounded1;
|
wire [123:0] rounded1;
|
wire co1;
|
wire co1;
|
|
|
BCDAddN #(.N(29)) ubcdan1
|
BCDAddN #(.N(31)) ubcdan1
|
(
|
(
|
.ci(1'b0),
|
.ci(1'b0),
|
.a({xo1,mo1}),
|
.a({xo1,mo1}),
|
.b({111'd0,rnd}),
|
.b({123'd0,rnd}),
|
.o(rounded1),
|
.o(rounded1),
|
.co(co1)
|
.co(co1)
|
);
|
);
|
|
|
|
|
reg [111:0] rounded2;
|
reg [123:0] rounded2;
|
reg carry2;
|
reg carry2;
|
reg rnd2;
|
reg rnd2;
|
reg dn2;
|
reg dn2;
|
wire [15:0] xo2;
|
wire [15:0] xo2;
|
always @`PIPE_ADV
|
always @`PIPE_ADV
|
Line 133... |
Line 133... |
if (ce) carry2 <= co1;
|
if (ce) carry2 <= co1;
|
always @`PIPE_ADV
|
always @`PIPE_ADV
|
if (ce) rnd2 <= rnd;
|
if (ce) rnd2 <= rnd;
|
always @`PIPE_ADV
|
always @`PIPE_ADV
|
if (ce) dn2 <= !(|xo1);
|
if (ce) dn2 <= !(|xo1);
|
assign xo2 = rounded2[111:96];
|
assign xo2 = rounded2[123:108];
|
|
|
//------------------------------------------------------------
|
//------------------------------------------------------------
|
// Clock #3
|
// Clock #3
|
// - shift mantissa if required.
|
// - shift mantissa if required.
|
//------------------------------------------------------------
|
//------------------------------------------------------------
|
`ifdef MIN_LATENCY
|
`ifdef MIN_LATENCY
|
assign so = i[119:116];
|
assign so = i[131:128];
|
assign xo = xo2;
|
assign xo = xo2;
|
`else
|
`else
|
delay3 #(4) u21 (.clk(clk), .ce(ce), .i(i[119:116]), .o(so));
|
delay3 #(4) u21 (.clk(clk), .ce(ce), .i(i[131:128]), .o(so));
|
delay1 #(16) u22 (.clk(clk), .ce(ce), .i(xo2), .o(xo));
|
delay1 #(16) u22 (.clk(clk), .ce(ce), .i(xo2), .o(xo));
|
`endif
|
`endif
|
|
|
always @`PIPE_ADV
|
always @`PIPE_ADV
|
if (ce)
|
if (ce)
|
casez({rnd2,xo2==16'h9999,carry2,dn2})
|
casez({rnd2,xo2==16'h9999,carry2,dn2})
|
4'b0??0: mo <= mo1[95:0]; // not rounding, not denormalized
|
4'b0??0: mo <= mo1[107:0]; // not rounding, not denormalized
|
4'b0??1: mo <= mo1[95:0]; // not rounding, denormalized
|
4'b0??1: mo <= mo1[107:0]; // not rounding, denormalized
|
4'b1000: mo <= rounded2[95: 0]; // exponent didn't change, number was normalized
|
4'b1000: mo <= rounded2[107: 0]; // exponent didn't change, number was normalized
|
4'b1001: mo <= rounded2[95: 0]; // exponent didn't change, but number was denormalized
|
4'b1001: mo <= rounded2[107: 0]; // exponent didn't change, but number was denormalized
|
4'b1010: mo <= {4'h1,rounded2[95: 4]}; // exponent incremented (new MSD generated), number was normalized
|
4'b1010: mo <= {4'h1,rounded2[107: 4]}; // exponent incremented (new MSD generated), number was normalized
|
4'b1011: mo <= rounded2[95:0]; // exponent incremented (new MSB generated), number was denormalized, number became normalized
|
4'b1011: mo <= rounded2[107:0]; // exponent incremented (new MSB generated), number was denormalized, number became normalized
|
4'b11??: mo <= 96'd0; // number became infinite, no need to check carry etc., rnd would be zero if input was NaN or infinite
|
4'b11??: mo <= 108'd0; // number became infinite, no need to check carry etc., rnd would be zero if input was NaN or infinite
|
endcase
|
endcase
|
|
|
endmodule
|
endmodule
|